Initial import, FHDL basic structure, divider example
-rw-r--r-- 18 .gitignore
drwxr-xr-x - migen
-rw-r--r-- 1182 test.py