ls2.git
9 days ago Cesar Straussls2: add support for the Nexys Video board master
10 days ago Cesar Straussls2: avoid using DRIVE attribute on Xilinx devices...
10 days ago Cesar Straussls2: fix keyword for declaring pin voltage type on...
2022-11-22 Tobias Platencoldboot: add lfsr.h by Anton Blanchard
2022-11-20 Tobias Platenadd mode registers macro for orangecrab, extracted...
2022-09-13 Tobias Platenundo deletion of line defining toolchain for orangecrab
2022-09-12 Tobias Platenadd core_clk_freq variable
2022-08-07 Tobias Platencomment out reset signal for iverilog simulation
2022-08-03 Tobias Platenmore work on orangecrab dram
2022-07-20 Tobias Platenmerge part 2 of Cesar's patch
2022-07-15 Tobias Platenoptionally add ECLKBRIDGECS to ECP5CRG
2022-07-06 Tobias Platenfixed KeyError for rcs_arctic_tern_bmc_card
2022-06-30 Tobias Platenset dram_clk_freq to None
2022-05-17 Tobias Platenorangecrab: don't use async. set to 50 mhz.
2022-05-15 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2022-05-15 Tobias Platenset dram_clk_freq = 100.0e6 for orangecrab
2022-05-04 Luke Kenneth... pass in freq setting to nextpnr-xilinx
2022-05-04 Luke Kenneth... add micron n25q 128mb QSPI device to table of
2022-05-04 Luke Kenneth... add tercel speed-up but missing id for arty a7 at the...
2022-05-03 Tobias Platenbegin dram support for ls2
2022-05-02 Tobias Platenadd spi for orangecrab
2022-04-30 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2022-04-30 Tobias Platenchange frequency for orangecrab, correct uart output
2022-04-30 Luke Kenneth... nope, 24 mhz works, 27 does not
2022-04-30 Luke Kenneth... update arty a7 clock frequency to 27 mhz, works with...
2022-04-30 Luke Kenneth... update length of program being copied and update
2022-04-26 Tobias Platenadd Wno-TIMESCALEMOD
2022-04-24 Luke Kenneth... doh
2022-04-24 Luke Kenneth... list of hyperrams not just one
2022-04-22 Luke Kenneth... read 2nd word of signature
2022-04-22 Luke Kenneth... move hyperram to 0x0000_00000 and 0x2000_0000
2022-04-22 Luke Kenneth... add second hyperram module, for arty-a7,
2022-04-16 Luke Kenneth... put versa_ecp5 back to synchronous at 50 mhz to test...
2022-04-16 Luke Kenneth... remove stall from WBASyncBridges on master side
2022-04-16 Luke Kenneth... get runsimsoc2.sh running again, test asynchronous...
2022-04-16 Luke Kenneth... attempting to get VERSA_ECP5 and Icarus Sim to work...
2022-04-16 Luke Kenneth... add in extra delay-for-core in ECP5CRG
2022-04-16 Tobias Platenorangecrab: set clock frequency, remove ignored iostandard
2022-04-15 Luke Kenneth... comment about UARTResource for orangecrab
2022-04-15 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2022-04-15 Tobias Platenadd orangecrab uart and toolchain
2022-04-15 Luke Kenneth... checking simulation of Async DDR3
2022-04-15 Luke Kenneth... work-in-progress
2022-04-15 Luke Kenneth... reorg of the ECP5 Clock-Reset to be able to add
2022-04-15 Tobias Platenwhitespace
2022-04-15 Tobias Platenadd orangecrab to list of supported boards
2022-04-14 Luke Kenneth... reduce versa_ecp5 clock freq to 50 mhz, reduce bit...
2022-04-14 Luke Kenneth... add default args in DDR3SoC
2022-04-14 Luke Kenneth... put fw_addr back to 0xff00_0000, xics.bin test passed
2022-04-14 Luke Kenneth... move firmware to address 0x0 to test microwatt xics.bin
2022-04-14 Luke Kenneth... wrap QSPI exploration in SYSCON check for QSPI
2022-04-14 Luke Kenneth... add DELAYG to icarus sim
2022-04-14 Luke Kenneth... bleh. add XICS_ICS and XICS_ICP but the patch is
2022-04-14 Luke Kenneth... flash read-and-dump
2022-04-14 Luke Kenneth... code-comments for when ASyncBridge is deployed
2022-04-14 Luke Kenneth... add new dram_clk_freq argument which does nothing for now
2022-04-14 Luke Kenneth... add an extra domain dramsync2x in preparation for
2022-04-14 Luke Kenneth... add a dramsync2x domain as well
2022-04-14 Luke Kenneth... move 2x-clock-and-dividing into separate function in...
2022-04-13 Luke Kenneth... annoying, coldboot.bin getting too big to fit into...
2022-04-13 Luke Kenneth... get microwatt-verilator sim running at different boot...
2022-04-12 Luke Kenneth... GAH jump to start of SPI Flash not the offset *in* SPI
2022-04-12 Luke Kenneth... move flash-first-phase-initialisation to separate function
2022-04-12 Luke Kenneth... make hello_world relocatable with BOOT_INIT_BASE define
2022-04-12 Luke Kenneth... add comments on locations where async bridge needs...
2022-04-11 Luke Kenneth... even more speedup possible on QSPI
2022-04-11 Luke Kenneth... hack offset into boot address as well
2022-04-11 Luke Kenneth... hmm go back to mtspr for now, also add explicit loading...
2022-04-11 Luke Kenneth... too big, shift down to 2MB offset
2022-04-11 Luke Kenneth... fix coldboot to boot from return address
2022-04-11 Luke Kenneth... hmm getting flags sorted out on coldboot link
2022-04-11 Luke Kenneth... annoying, read from wrong offset in SPI FLASH
2022-04-11 Luke Kenneth... make DRAM init conditional on whether it is detected...
2022-04-11 Luke Kenneth... put versa_ecp5 below 50 mhz as a bodge-way to stop...
2022-04-11 Luke Kenneth... set start to _start in hello_world lds script
2022-04-11 Luke Kenneth... sigh dump memory *at* address, not address itself
2022-04-11 Luke Kenneth... dump start of copied memory
2022-04-11 Luke Kenneth... speed up QSPI by putting it into way-faster mode
2022-04-10 Luke Kenneth... need to merge in tercel flash code
2022-04-10 Luke Kenneth... Revert "Wire up missing CRG / DDR3 clock control /...
2022-04-10 Luke Kenneth... Revert "Put sysclk2x back under system reset control"
2022-04-10 Luke Kenneth... attempting to sort out what looks like a stack overflow
2022-04-10 Raptor Engineering... Put sysclk2x back under system reset control
2022-04-09 Luke Kenneth... add QSPI dump back in (smaller one) to check it is...
2022-04-09 Raptor Engineering... Wire up missing CRG / DDR3 clock control / reset signals
2022-04-09 Luke Kenneth... sigh use MEMORY_BASE which is at 0x0000_0000 and coinci...
2022-04-09 Luke Kenneth... shuffle addresses around a bit
2022-04-08 Luke Kenneth... add DRAM offset into SYSCON and jump to DRAM if flash...
2022-04-08 Luke Kenneth... add ELF reading to coldboot.c, move spi address to...
2022-04-08 Luke Kenneth... add read of SYSCON and entry for SPIFlash
2022-04-08 Luke Kenneth... up the delay-time on ddr3 reset, put loop around dram...
2022-04-08 Luke Kenneth... comment/80-char limit
2022-04-07 Raptor Engineering... Update coldboot DDR3 init firmware to work with latest...
2022-04-07 Raptor Engineering... Add an asm dump with source to the coldboot makefile
2022-04-07 Raptor Engineering... Enable DDR3 using a 50MHz clock on Versa 85
2022-04-07 Raptor Engineering... Move simulation HyperRAM pins off of DDR3 pins
2022-04-07 Raptor Engineering... Fix DRAM simulation commands
2022-04-06 Luke Kenneth... add QSPI support to arty_a7
2022-04-04 Luke Kenneth... allow setting individual directions on QSPI dq0-dq3
2022-04-04 Luke Kenneth... write out firmware to correct location,
next