freedreno/regs: add 7nm DSI PHY/PLL regs
[mesa.git] / .gitignore
1 *.pyc
2 *.pyo
3 *.out
4 build