radeonsi: sort registers in si_init_cs_preamble_state according to GPU gen
[mesa.git] / .gitignore
1 *.pyc
2 *.pyo
3 *.out
4 build