projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
ac/nir: split 8-bit SSBO stores on GFX6
[mesa.git] / src / amd / llvm / ac_nir_to_llvm.c
1 /*
2 * Copyright © 2016 Bas Nieuwenhuizen
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 */
23
24 #include <llvm/Config/llvm-config.h>
25
26 #include "ac_nir_to_llvm.h"
27 #include "ac_llvm_build.h"
28 #include "ac_llvm_util.h"
29 #include "ac_binary.h"
30 #include "sid.h"
31 #include "nir/nir.h"
32 #include "nir/nir_deref.h"
33 #include "util/bitscan.h"
34 #include "util/u_math.h"
35 #include "ac_shader_abi.h"
36 #include "ac_shader_util.h"
37
38 struct ac_nir_context {
39 struct ac_llvm_context ac;
40 struct ac_shader_abi *abi;
41 const struct ac_shader_args *args;
42
43 gl_shader_stage stage;
44 shader_info *info;
45
46 LLVMValueRef *ssa_defs;
47
48 LLVMValueRef scratch;
49 LLVMValueRef constant_data;
50
51 struct hash_table *defs;
52 struct hash_table *phis;
53 struct hash_table *vars;
54
55 LLVMValueRef main_function;
56 LLVMBasicBlockRef continue_block;
57 LLVMBasicBlockRef break_block;
58
59 int num_locals;
60 LLVMValueRef *locals;
61 };
62
63 static LLVMValueRef get_sampler_desc_index(struct ac_nir_context *ctx,
64 nir_deref_instr *deref_instr,
65 const nir_instr *instr,
66 bool image);
67
68 static LLVMValueRef get_sampler_desc(struct ac_nir_context *ctx,
69 nir_deref_instr *deref_instr,
70 enum ac_descriptor_type desc_type,
71 const nir_instr *instr,
72 LLVMValueRef index,
73 bool image, bool write);
74
75 static void
76 build_store_values_extended(struct ac_llvm_context *ac,
77 LLVMValueRef *values,
78 unsigned value_count,
79 unsigned value_stride,
80 LLVMValueRef vec)
81 {
82 LLVMBuilderRef builder = ac->builder;
83 unsigned i;
84
85 for (i = 0; i < value_count; i++) {
86 LLVMValueRef ptr = values[i * value_stride];
87 LLVMValueRef index = LLVMConstInt(ac->i32, i, false);
88 LLVMValueRef value = LLVMBuildExtractElement(builder, vec, index, "");
89 LLVMBuildStore(builder, value, ptr);
90 }
91 }
92
93 static LLVMTypeRef get_def_type(struct ac_nir_context *ctx,
94 const nir_ssa_def *def)
95 {
96 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, def->bit_size);
97 if (def->num_components > 1) {
98 type = LLVMVectorType(type, def->num_components);
99 }
100 return type;
101 }
102
103 static LLVMValueRef get_src(struct ac_nir_context *nir, nir_src src)
104 {
105 assert(src.is_ssa);
106 return nir->ssa_defs[src.ssa->index];
107 }
108
109 static LLVMValueRef
110 get_memory_ptr(struct ac_nir_context *ctx, nir_src src, unsigned bit_size)
111 {
112 LLVMValueRef ptr = get_src(ctx, src);
113 ptr = LLVMBuildGEP(ctx->ac.builder, ctx->ac.lds, &ptr, 1, "");
114 int addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
115
116 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, bit_size);
117
118 return LLVMBuildBitCast(ctx->ac.builder, ptr,
119 LLVMPointerType(type, addr_space), "");
120 }
121
122 static LLVMBasicBlockRef get_block(struct ac_nir_context *nir,
123 const struct nir_block *b)
124 {
125 struct hash_entry *entry = _mesa_hash_table_search(nir->defs, b);
126 return (LLVMBasicBlockRef)entry->data;
127 }
128
129 static LLVMValueRef get_alu_src(struct ac_nir_context *ctx,
130 nir_alu_src src,
131 unsigned num_components)
132 {
133 LLVMValueRef value = get_src(ctx, src.src);
134 bool need_swizzle = false;
135
136 assert(value);
137 unsigned src_components = ac_get_llvm_num_components(value);
138 for (unsigned i = 0; i < num_components; ++i) {
139 assert(src.swizzle[i] < src_components);
140 if (src.swizzle[i] != i)
141 need_swizzle = true;
142 }
143
144 if (need_swizzle || num_components != src_components) {
145 LLVMValueRef masks[] = {
146 LLVMConstInt(ctx->ac.i32, src.swizzle[0], false),
147 LLVMConstInt(ctx->ac.i32, src.swizzle[1], false),
148 LLVMConstInt(ctx->ac.i32, src.swizzle[2], false),
149 LLVMConstInt(ctx->ac.i32, src.swizzle[3], false)};
150
151 if (src_components > 1 && num_components == 1) {
152 value = LLVMBuildExtractElement(ctx->ac.builder, value,
153 masks[0], "");
154 } else if (src_components == 1 && num_components > 1) {
155 LLVMValueRef values[] = {value, value, value, value};
156 value = ac_build_gather_values(&ctx->ac, values, num_components);
157 } else {
158 LLVMValueRef swizzle = LLVMConstVector(masks, num_components);
159 value = LLVMBuildShuffleVector(ctx->ac.builder, value, value,
160 swizzle, "");
161 }
162 }
163 assert(!src.negate);
164 assert(!src.abs);
165 return value;
166 }
167
168 static LLVMValueRef emit_int_cmp(struct ac_llvm_context *ctx,
169 LLVMIntPredicate pred, LLVMValueRef src0,
170 LLVMValueRef src1)
171 {
172 LLVMValueRef result = LLVMBuildICmp(ctx->builder, pred, src0, src1, "");
173 return LLVMBuildSelect(ctx->builder, result,
174 LLVMConstInt(ctx->i32, 0xFFFFFFFF, false),
175 ctx->i32_0, "");
176 }
177
178 static LLVMValueRef emit_float_cmp(struct ac_llvm_context *ctx,
179 LLVMRealPredicate pred, LLVMValueRef src0,
180 LLVMValueRef src1)
181 {
182 LLVMValueRef result;
183 src0 = ac_to_float(ctx, src0);
184 src1 = ac_to_float(ctx, src1);
185 result = LLVMBuildFCmp(ctx->builder, pred, src0, src1, "");
186 return LLVMBuildSelect(ctx->builder, result,
187 LLVMConstInt(ctx->i32, 0xFFFFFFFF, false),
188 ctx->i32_0, "");
189 }
190
191 static LLVMValueRef emit_intrin_1f_param(struct ac_llvm_context *ctx,
192 const char *intrin,
193 LLVMTypeRef result_type,
194 LLVMValueRef src0)
195 {
196 char name[64];
197 LLVMValueRef params[] = {
198 ac_to_float(ctx, src0),
199 };
200
201 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
202 ac_get_elem_bits(ctx, result_type));
203 assert(length < sizeof(name));
204 return ac_build_intrinsic(ctx, name, result_type, params, 1, AC_FUNC_ATTR_READNONE);
205 }
206
207 static LLVMValueRef emit_intrin_2f_param(struct ac_llvm_context *ctx,
208 const char *intrin,
209 LLVMTypeRef result_type,
210 LLVMValueRef src0, LLVMValueRef src1)
211 {
212 char name[64];
213 LLVMValueRef params[] = {
214 ac_to_float(ctx, src0),
215 ac_to_float(ctx, src1),
216 };
217
218 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
219 ac_get_elem_bits(ctx, result_type));
220 assert(length < sizeof(name));
221 return ac_build_intrinsic(ctx, name, result_type, params, 2, AC_FUNC_ATTR_READNONE);
222 }
223
224 static LLVMValueRef emit_intrin_3f_param(struct ac_llvm_context *ctx,
225 const char *intrin,
226 LLVMTypeRef result_type,
227 LLVMValueRef src0, LLVMValueRef src1, LLVMValueRef src2)
228 {
229 char name[64];
230 LLVMValueRef params[] = {
231 ac_to_float(ctx, src0),
232 ac_to_float(ctx, src1),
233 ac_to_float(ctx, src2),
234 };
235
236 ASSERTED const int length = snprintf(name, sizeof(name), "%s.f%d", intrin,
237 ac_get_elem_bits(ctx, result_type));
238 assert(length < sizeof(name));
239 return ac_build_intrinsic(ctx, name, result_type, params, 3, AC_FUNC_ATTR_READNONE);
240 }
241
242 static LLVMValueRef emit_bcsel(struct ac_llvm_context *ctx,
243 LLVMValueRef src0, LLVMValueRef src1, LLVMValueRef src2)
244 {
245 LLVMTypeRef src1_type = LLVMTypeOf(src1);
246 LLVMTypeRef src2_type = LLVMTypeOf(src2);
247
248 assert(LLVMGetTypeKind(LLVMTypeOf(src0)) != LLVMVectorTypeKind);
249
250 if (LLVMGetTypeKind(src1_type) == LLVMPointerTypeKind &&
251 LLVMGetTypeKind(src2_type) != LLVMPointerTypeKind) {
252 src2 = LLVMBuildIntToPtr(ctx->builder, src2, src1_type, "");
253 } else if (LLVMGetTypeKind(src2_type) == LLVMPointerTypeKind &&
254 LLVMGetTypeKind(src1_type) != LLVMPointerTypeKind) {
255 src1 = LLVMBuildIntToPtr(ctx->builder, src1, src2_type, "");
256 }
257
258 LLVMValueRef v = LLVMBuildICmp(ctx->builder, LLVMIntNE, src0,
259 ctx->i32_0, "");
260 return LLVMBuildSelect(ctx->builder, v,
261 ac_to_integer_or_pointer(ctx, src1),
262 ac_to_integer_or_pointer(ctx, src2), "");
263 }
264
265 static LLVMValueRef emit_iabs(struct ac_llvm_context *ctx,
266 LLVMValueRef src0)
267 {
268 return ac_build_imax(ctx, src0, LLVMBuildNeg(ctx->builder, src0, ""));
269 }
270
271 static LLVMValueRef emit_uint_carry(struct ac_llvm_context *ctx,
272 const char *intrin,
273 LLVMValueRef src0, LLVMValueRef src1)
274 {
275 LLVMTypeRef ret_type;
276 LLVMTypeRef types[] = { ctx->i32, ctx->i1 };
277 LLVMValueRef res;
278 LLVMValueRef params[] = { src0, src1 };
279 ret_type = LLVMStructTypeInContext(ctx->context, types,
280 2, true);
281
282 res = ac_build_intrinsic(ctx, intrin, ret_type,
283 params, 2, AC_FUNC_ATTR_READNONE);
284
285 res = LLVMBuildExtractValue(ctx->builder, res, 1, "");
286 res = LLVMBuildZExt(ctx->builder, res, ctx->i32, "");
287 return res;
288 }
289
290 static LLVMValueRef emit_b2f(struct ac_llvm_context *ctx,
291 LLVMValueRef src0,
292 unsigned bitsize)
293 {
294 LLVMValueRef result = LLVMBuildAnd(ctx->builder, src0,
295 LLVMBuildBitCast(ctx->builder, LLVMConstReal(ctx->f32, 1.0), ctx->i32, ""),
296 "");
297 result = LLVMBuildBitCast(ctx->builder, result, ctx->f32, "");
298
299 switch (bitsize) {
300 case 16:
301 return LLVMBuildFPTrunc(ctx->builder, result, ctx->f16, "");
302 case 32:
303 return result;
304 case 64:
305 return LLVMBuildFPExt(ctx->builder, result, ctx->f64, "");
306 default:
307 unreachable("Unsupported bit size.");
308 }
309 }
310
311 static LLVMValueRef emit_f2b(struct ac_llvm_context *ctx,
312 LLVMValueRef src0)
313 {
314 src0 = ac_to_float(ctx, src0);
315 LLVMValueRef zero = LLVMConstNull(LLVMTypeOf(src0));
316 return LLVMBuildSExt(ctx->builder,
317 LLVMBuildFCmp(ctx->builder, LLVMRealUNE, src0, zero, ""),
318 ctx->i32, "");
319 }
320
321 static LLVMValueRef emit_b2i(struct ac_llvm_context *ctx,
322 LLVMValueRef src0,
323 unsigned bitsize)
324 {
325 LLVMValueRef result = LLVMBuildAnd(ctx->builder, src0, ctx->i32_1, "");
326
327 switch (bitsize) {
328 case 8:
329 return LLVMBuildTrunc(ctx->builder, result, ctx->i8, "");
330 case 16:
331 return LLVMBuildTrunc(ctx->builder, result, ctx->i16, "");
332 case 32:
333 return result;
334 case 64:
335 return LLVMBuildZExt(ctx->builder, result, ctx->i64, "");
336 default:
337 unreachable("Unsupported bit size.");
338 }
339 }
340
341 static LLVMValueRef emit_i2b(struct ac_llvm_context *ctx,
342 LLVMValueRef src0)
343 {
344 LLVMValueRef zero = LLVMConstNull(LLVMTypeOf(src0));
345 return LLVMBuildSExt(ctx->builder,
346 LLVMBuildICmp(ctx->builder, LLVMIntNE, src0, zero, ""),
347 ctx->i32, "");
348 }
349
350 static LLVMValueRef emit_f2f16(struct ac_llvm_context *ctx,
351 LLVMValueRef src0)
352 {
353 LLVMValueRef result;
354 LLVMValueRef cond = NULL;
355
356 src0 = ac_to_float(ctx, src0);
357 result = LLVMBuildFPTrunc(ctx->builder, src0, ctx->f16, "");
358
359 if (ctx->chip_class >= GFX8) {
360 LLVMValueRef args[2];
361 /* Check if the result is a denormal - and flush to 0 if so. */
362 args[0] = result;
363 args[1] = LLVMConstInt(ctx->i32, N_SUBNORMAL | P_SUBNORMAL, false);
364 cond = ac_build_intrinsic(ctx, "llvm.amdgcn.class.f16", ctx->i1, args, 2, AC_FUNC_ATTR_READNONE);
365 }
366
367 /* need to convert back up to f32 */
368 result = LLVMBuildFPExt(ctx->builder, result, ctx->f32, "");
369
370 if (ctx->chip_class >= GFX8)
371 result = LLVMBuildSelect(ctx->builder, cond, ctx->f32_0, result, "");
372 else {
373 /* for GFX6-GFX7 */
374 /* 0x38800000 is smallest half float value (2^-14) in 32-bit float,
375 * so compare the result and flush to 0 if it's smaller.
376 */
377 LLVMValueRef temp, cond2;
378 temp = emit_intrin_1f_param(ctx, "llvm.fabs", ctx->f32, result);
379 cond = LLVMBuildFCmp(ctx->builder, LLVMRealOGT,
380 LLVMBuildBitCast(ctx->builder, LLVMConstInt(ctx->i32, 0x38800000, false), ctx->f32, ""),
381 temp, "");
382 cond2 = LLVMBuildFCmp(ctx->builder, LLVMRealONE,
383 temp, ctx->f32_0, "");
384 cond = LLVMBuildAnd(ctx->builder, cond, cond2, "");
385 result = LLVMBuildSelect(ctx->builder, cond, ctx->f32_0, result, "");
386 }
387 return result;
388 }
389
390 static LLVMValueRef emit_umul_high(struct ac_llvm_context *ctx,
391 LLVMValueRef src0, LLVMValueRef src1)
392 {
393 LLVMValueRef dst64, result;
394 src0 = LLVMBuildZExt(ctx->builder, src0, ctx->i64, "");
395 src1 = LLVMBuildZExt(ctx->builder, src1, ctx->i64, "");
396
397 dst64 = LLVMBuildMul(ctx->builder, src0, src1, "");
398 dst64 = LLVMBuildLShr(ctx->builder, dst64, LLVMConstInt(ctx->i64, 32, false), "");
399 result = LLVMBuildTrunc(ctx->builder, dst64, ctx->i32, "");
400 return result;
401 }
402
403 static LLVMValueRef emit_imul_high(struct ac_llvm_context *ctx,
404 LLVMValueRef src0, LLVMValueRef src1)
405 {
406 LLVMValueRef dst64, result;
407 src0 = LLVMBuildSExt(ctx->builder, src0, ctx->i64, "");
408 src1 = LLVMBuildSExt(ctx->builder, src1, ctx->i64, "");
409
410 dst64 = LLVMBuildMul(ctx->builder, src0, src1, "");
411 dst64 = LLVMBuildAShr(ctx->builder, dst64, LLVMConstInt(ctx->i64, 32, false), "");
412 result = LLVMBuildTrunc(ctx->builder, dst64, ctx->i32, "");
413 return result;
414 }
415
416 static LLVMValueRef emit_bfm(struct ac_llvm_context *ctx,
417 LLVMValueRef bits, LLVMValueRef offset)
418 {
419 /* mask = ((1 << bits) - 1) << offset */
420 return LLVMBuildShl(ctx->builder,
421 LLVMBuildSub(ctx->builder,
422 LLVMBuildShl(ctx->builder,
423 ctx->i32_1,
424 bits, ""),
425 ctx->i32_1, ""),
426 offset, "");
427 }
428
429 static LLVMValueRef emit_bitfield_select(struct ac_llvm_context *ctx,
430 LLVMValueRef mask, LLVMValueRef insert,
431 LLVMValueRef base)
432 {
433 /* Calculate:
434 * (mask & insert) | (~mask & base) = base ^ (mask & (insert ^ base))
435 * Use the right-hand side, which the LLVM backend can convert to V_BFI.
436 */
437 return LLVMBuildXor(ctx->builder, base,
438 LLVMBuildAnd(ctx->builder, mask,
439 LLVMBuildXor(ctx->builder, insert, base, ""), ""), "");
440 }
441
442 static LLVMValueRef emit_pack_2x16(struct ac_llvm_context *ctx,
443 LLVMValueRef src0,
444 LLVMValueRef (*pack)(struct ac_llvm_context *ctx,
445 LLVMValueRef args[2]))
446 {
447 LLVMValueRef comp[2];
448
449 src0 = ac_to_float(ctx, src0);
450 comp[0] = LLVMBuildExtractElement(ctx->builder, src0, ctx->i32_0, "");
451 comp[1] = LLVMBuildExtractElement(ctx->builder, src0, ctx->i32_1, "");
452
453 return LLVMBuildBitCast(ctx->builder, pack(ctx, comp), ctx->i32, "");
454 }
455
456 static LLVMValueRef emit_unpack_half_2x16(struct ac_llvm_context *ctx,
457 LLVMValueRef src0)
458 {
459 LLVMValueRef const16 = LLVMConstInt(ctx->i32, 16, false);
460 LLVMValueRef temps[2], val;
461 int i;
462
463 for (i = 0; i < 2; i++) {
464 val = i == 1 ? LLVMBuildLShr(ctx->builder, src0, const16, "") : src0;
465 val = LLVMBuildTrunc(ctx->builder, val, ctx->i16, "");
466 val = LLVMBuildBitCast(ctx->builder, val, ctx->f16, "");
467 temps[i] = LLVMBuildFPExt(ctx->builder, val, ctx->f32, "");
468 }
469 return ac_build_gather_values(ctx, temps, 2);
470 }
471
472 static LLVMValueRef emit_ddxy(struct ac_nir_context *ctx,
473 nir_op op,
474 LLVMValueRef src0)
475 {
476 unsigned mask;
477 int idx;
478 LLVMValueRef result;
479
480 if (op == nir_op_fddx_fine)
481 mask = AC_TID_MASK_LEFT;
482 else if (op == nir_op_fddy_fine)
483 mask = AC_TID_MASK_TOP;
484 else
485 mask = AC_TID_MASK_TOP_LEFT;
486
487 /* for DDX we want to next X pixel, DDY next Y pixel. */
488 if (op == nir_op_fddx_fine ||
489 op == nir_op_fddx_coarse ||
490 op == nir_op_fddx)
491 idx = 1;
492 else
493 idx = 2;
494
495 result = ac_build_ddxy(&ctx->ac, mask, idx, src0);
496 return result;
497 }
498
499 struct waterfall_context {
500 LLVMBasicBlockRef phi_bb[2];
501 bool use_waterfall;
502 };
503
504 /* To deal with divergent descriptors we can create a loop that handles all
505 * lanes with the same descriptor on a given iteration (henceforth a
506 * waterfall loop).
507 *
508 * These helper create the begin and end of the loop leaving the caller
509 * to implement the body.
510 *
511 * params:
512 * - ctx is the usal nir context
513 * - wctx is a temporary struct containing some loop info. Can be left uninitialized.
514 * - value is the possibly divergent value for which we built the loop
515 * - divergent is whether value is actually divergent. If false we just pass
516 * things through.
517 */
518 static LLVMValueRef enter_waterfall(struct ac_nir_context *ctx,
519 struct waterfall_context *wctx,
520 LLVMValueRef value, bool divergent)
521 {
522 /* If the app claims the value is divergent but it is constant we can
523 * end up with a dynamic index of NULL. */
524 if (!value)
525 divergent = false;
526
527 wctx->use_waterfall = divergent;
528 if (!divergent)
529 return value;
530
531 ac_build_bgnloop(&ctx->ac, 6000);
532
533 LLVMValueRef scalar_value = ac_build_readlane(&ctx->ac, value, NULL);
534
535 LLVMValueRef active = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ, value,
536 scalar_value, "uniform_active");
537
538 wctx->phi_bb[0] = LLVMGetInsertBlock(ctx->ac.builder);
539 ac_build_ifcc(&ctx->ac, active, 6001);
540
541 return scalar_value;
542 }
543
544 static LLVMValueRef exit_waterfall(struct ac_nir_context *ctx,
545 struct waterfall_context *wctx,
546 LLVMValueRef value)
547 {
548 LLVMValueRef ret = NULL;
549 LLVMValueRef phi_src[2];
550 LLVMValueRef cc_phi_src[2] = {
551 LLVMConstInt(ctx->ac.i32, 0, false),
552 LLVMConstInt(ctx->ac.i32, 0xffffffff, false),
553 };
554
555 if (!wctx->use_waterfall)
556 return value;
557
558 wctx->phi_bb[1] = LLVMGetInsertBlock(ctx->ac.builder);
559
560 ac_build_endif(&ctx->ac, 6001);
561
562 if (value) {
563 phi_src[0] = LLVMGetUndef(LLVMTypeOf(value));
564 phi_src[1] = value;
565
566 ret = ac_build_phi(&ctx->ac, LLVMTypeOf(value), 2, phi_src, wctx->phi_bb);
567 }
568
569 /*
570 * By using the optimization barrier on the exit decision, we decouple
571 * the operations from the break, and hence avoid LLVM hoisting the
572 * opteration into the break block.
573 */
574 LLVMValueRef cc = ac_build_phi(&ctx->ac, ctx->ac.i32, 2, cc_phi_src, wctx->phi_bb);
575 ac_build_optimization_barrier(&ctx->ac, &cc);
576
577 LLVMValueRef active = LLVMBuildICmp(ctx->ac.builder, LLVMIntNE, cc, ctx->ac.i32_0, "uniform_active2");
578 ac_build_ifcc(&ctx->ac, active, 6002);
579 ac_build_break(&ctx->ac);
580 ac_build_endif(&ctx->ac, 6002);
581
582 ac_build_endloop(&ctx->ac, 6000);
583 return ret;
584 }
585
586 static void visit_alu(struct ac_nir_context *ctx, const nir_alu_instr *instr)
587 {
588 LLVMValueRef src[4], result = NULL;
589 unsigned num_components = instr->dest.dest.ssa.num_components;
590 unsigned src_components;
591 LLVMTypeRef def_type = get_def_type(ctx, &instr->dest.dest.ssa);
592
593 assert(nir_op_infos[instr->op].num_inputs <= ARRAY_SIZE(src));
594 switch (instr->op) {
595 case nir_op_vec2:
596 case nir_op_vec3:
597 case nir_op_vec4:
598 src_components = 1;
599 break;
600 case nir_op_pack_half_2x16:
601 case nir_op_pack_snorm_2x16:
602 case nir_op_pack_unorm_2x16:
603 src_components = 2;
604 break;
605 case nir_op_unpack_half_2x16:
606 src_components = 1;
607 break;
608 case nir_op_cube_face_coord:
609 case nir_op_cube_face_index:
610 src_components = 3;
611 break;
612 default:
613 src_components = num_components;
614 break;
615 }
616 for (unsigned i = 0; i < nir_op_infos[instr->op].num_inputs; i++)
617 src[i] = get_alu_src(ctx, instr->src[i], src_components);
618
619 switch (instr->op) {
620 case nir_op_mov:
621 result = src[0];
622 break;
623 case nir_op_fneg:
624 src[0] = ac_to_float(&ctx->ac, src[0]);
625 result = LLVMBuildFNeg(ctx->ac.builder, src[0], "");
626 if (ctx->ac.float_mode == AC_FLOAT_MODE_DENORM_FLUSH_TO_ZERO) {
627 /* fneg will be optimized by backend compiler with sign
628 * bit removed via XOR. This is probably a LLVM bug.
629 */
630 result = ac_build_canonicalize(&ctx->ac, result,
631 instr->dest.dest.ssa.bit_size);
632 }
633 break;
634 case nir_op_ineg:
635 result = LLVMBuildNeg(ctx->ac.builder, src[0], "");
636 break;
637 case nir_op_inot:
638 result = LLVMBuildNot(ctx->ac.builder, src[0], "");
639 break;
640 case nir_op_iadd:
641 result = LLVMBuildAdd(ctx->ac.builder, src[0], src[1], "");
642 break;
643 case nir_op_fadd:
644 src[0] = ac_to_float(&ctx->ac, src[0]);
645 src[1] = ac_to_float(&ctx->ac, src[1]);
646 result = LLVMBuildFAdd(ctx->ac.builder, src[0], src[1], "");
647 break;
648 case nir_op_fsub:
649 src[0] = ac_to_float(&ctx->ac, src[0]);
650 src[1] = ac_to_float(&ctx->ac, src[1]);
651 result = LLVMBuildFSub(ctx->ac.builder, src[0], src[1], "");
652 break;
653 case nir_op_isub:
654 result = LLVMBuildSub(ctx->ac.builder, src[0], src[1], "");
655 break;
656 case nir_op_imul:
657 result = LLVMBuildMul(ctx->ac.builder, src[0], src[1], "");
658 break;
659 case nir_op_imod:
660 result = LLVMBuildSRem(ctx->ac.builder, src[0], src[1], "");
661 break;
662 case nir_op_umod:
663 result = LLVMBuildURem(ctx->ac.builder, src[0], src[1], "");
664 break;
665 case nir_op_fmod:
666 /* lower_fmod only lower 16-bit and 32-bit fmod */
667 assert(instr->dest.dest.ssa.bit_size == 64);
668 src[0] = ac_to_float(&ctx->ac, src[0]);
669 src[1] = ac_to_float(&ctx->ac, src[1]);
670 result = ac_build_fdiv(&ctx->ac, src[0], src[1]);
671 result = emit_intrin_1f_param(&ctx->ac, "llvm.floor",
672 ac_to_float_type(&ctx->ac, def_type), result);
673 result = LLVMBuildFMul(ctx->ac.builder, src[1] , result, "");
674 result = LLVMBuildFSub(ctx->ac.builder, src[0], result, "");
675 break;
676 case nir_op_irem:
677 result = LLVMBuildSRem(ctx->ac.builder, src[0], src[1], "");
678 break;
679 case nir_op_idiv:
680 result = LLVMBuildSDiv(ctx->ac.builder, src[0], src[1], "");
681 break;
682 case nir_op_udiv:
683 result = LLVMBuildUDiv(ctx->ac.builder, src[0], src[1], "");
684 break;
685 case nir_op_fmul:
686 src[0] = ac_to_float(&ctx->ac, src[0]);
687 src[1] = ac_to_float(&ctx->ac, src[1]);
688 result = LLVMBuildFMul(ctx->ac.builder, src[0], src[1], "");
689 break;
690 case nir_op_frcp:
691 result = emit_intrin_1f_param(&ctx->ac, "llvm.amdgcn.rcp",
692 ac_to_float_type(&ctx->ac, def_type), src[0]);
693 break;
694 case nir_op_iand:
695 result = LLVMBuildAnd(ctx->ac.builder, src[0], src[1], "");
696 break;
697 case nir_op_ior:
698 result = LLVMBuildOr(ctx->ac.builder, src[0], src[1], "");
699 break;
700 case nir_op_ixor:
701 result = LLVMBuildXor(ctx->ac.builder, src[0], src[1], "");
702 break;
703 case nir_op_ishl:
704 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
705 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
706 LLVMTypeOf(src[0]), "");
707 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
708 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
709 LLVMTypeOf(src[0]), "");
710 result = LLVMBuildShl(ctx->ac.builder, src[0], src[1], "");
711 break;
712 case nir_op_ishr:
713 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
714 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
715 LLVMTypeOf(src[0]), "");
716 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
717 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
718 LLVMTypeOf(src[0]), "");
719 result = LLVMBuildAShr(ctx->ac.builder, src[0], src[1], "");
720 break;
721 case nir_op_ushr:
722 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) < ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
723 src[1] = LLVMBuildZExt(ctx->ac.builder, src[1],
724 LLVMTypeOf(src[0]), "");
725 else if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[1])) > ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])))
726 src[1] = LLVMBuildTrunc(ctx->ac.builder, src[1],
727 LLVMTypeOf(src[0]), "");
728 result = LLVMBuildLShr(ctx->ac.builder, src[0], src[1], "");
729 break;
730 case nir_op_ilt32:
731 result = emit_int_cmp(&ctx->ac, LLVMIntSLT, src[0], src[1]);
732 break;
733 case nir_op_ine32:
734 result = emit_int_cmp(&ctx->ac, LLVMIntNE, src[0], src[1]);
735 break;
736 case nir_op_ieq32:
737 result = emit_int_cmp(&ctx->ac, LLVMIntEQ, src[0], src[1]);
738 break;
739 case nir_op_ige32:
740 result = emit_int_cmp(&ctx->ac, LLVMIntSGE, src[0], src[1]);
741 break;
742 case nir_op_ult32:
743 result = emit_int_cmp(&ctx->ac, LLVMIntULT, src[0], src[1]);
744 break;
745 case nir_op_uge32:
746 result = emit_int_cmp(&ctx->ac, LLVMIntUGE, src[0], src[1]);
747 break;
748 case nir_op_feq32:
749 result = emit_float_cmp(&ctx->ac, LLVMRealOEQ, src[0], src[1]);
750 break;
751 case nir_op_fne32:
752 result = emit_float_cmp(&ctx->ac, LLVMRealUNE, src[0], src[1]);
753 break;
754 case nir_op_flt32:
755 result = emit_float_cmp(&ctx->ac, LLVMRealOLT, src[0], src[1]);
756 break;
757 case nir_op_fge32:
758 result = emit_float_cmp(&ctx->ac, LLVMRealOGE, src[0], src[1]);
759 break;
760 case nir_op_fabs:
761 result = emit_intrin_1f_param(&ctx->ac, "llvm.fabs",
762 ac_to_float_type(&ctx->ac, def_type), src[0]);
763 if (ctx->ac.float_mode == AC_FLOAT_MODE_DENORM_FLUSH_TO_ZERO) {
764 /* fabs will be optimized by backend compiler with sign
765 * bit removed via AND.
766 */
767 result = ac_build_canonicalize(&ctx->ac, result,
768 instr->dest.dest.ssa.bit_size);
769 }
770 break;
771 case nir_op_iabs:
772 result = emit_iabs(&ctx->ac, src[0]);
773 break;
774 case nir_op_imax:
775 result = ac_build_imax(&ctx->ac, src[0], src[1]);
776 break;
777 case nir_op_imin:
778 result = ac_build_imin(&ctx->ac, src[0], src[1]);
779 break;
780 case nir_op_umax:
781 result = ac_build_umax(&ctx->ac, src[0], src[1]);
782 break;
783 case nir_op_umin:
784 result = ac_build_umin(&ctx->ac, src[0], src[1]);
785 break;
786 case nir_op_isign:
787 result = ac_build_isign(&ctx->ac, src[0],
788 instr->dest.dest.ssa.bit_size);
789 break;
790 case nir_op_fsign:
791 src[0] = ac_to_float(&ctx->ac, src[0]);
792 result = ac_build_fsign(&ctx->ac, src[0],
793 instr->dest.dest.ssa.bit_size);
794 break;
795 case nir_op_ffloor:
796 result = emit_intrin_1f_param(&ctx->ac, "llvm.floor",
797 ac_to_float_type(&ctx->ac, def_type), src[0]);
798 break;
799 case nir_op_ftrunc:
800 result = emit_intrin_1f_param(&ctx->ac, "llvm.trunc",
801 ac_to_float_type(&ctx->ac, def_type), src[0]);
802 break;
803 case nir_op_fceil:
804 result = emit_intrin_1f_param(&ctx->ac, "llvm.ceil",
805 ac_to_float_type(&ctx->ac, def_type), src[0]);
806 break;
807 case nir_op_fround_even:
808 result = emit_intrin_1f_param(&ctx->ac, "llvm.rint",
809 ac_to_float_type(&ctx->ac, def_type),src[0]);
810 break;
811 case nir_op_ffract:
812 src[0] = ac_to_float(&ctx->ac, src[0]);
813 result = ac_build_fract(&ctx->ac, src[0],
814 instr->dest.dest.ssa.bit_size);
815 break;
816 case nir_op_fsin:
817 result = emit_intrin_1f_param(&ctx->ac, "llvm.sin",
818 ac_to_float_type(&ctx->ac, def_type), src[0]);
819 break;
820 case nir_op_fcos:
821 result = emit_intrin_1f_param(&ctx->ac, "llvm.cos",
822 ac_to_float_type(&ctx->ac, def_type), src[0]);
823 break;
824 case nir_op_fsqrt:
825 result = emit_intrin_1f_param(&ctx->ac, "llvm.sqrt",
826 ac_to_float_type(&ctx->ac, def_type), src[0]);
827 break;
828 case nir_op_fexp2:
829 result = emit_intrin_1f_param(&ctx->ac, "llvm.exp2",
830 ac_to_float_type(&ctx->ac, def_type), src[0]);
831 break;
832 case nir_op_flog2:
833 result = emit_intrin_1f_param(&ctx->ac, "llvm.log2",
834 ac_to_float_type(&ctx->ac, def_type), src[0]);
835 break;
836 case nir_op_frsq:
837 result = emit_intrin_1f_param(&ctx->ac, "llvm.amdgcn.rsq",
838 ac_to_float_type(&ctx->ac, def_type), src[0]);
839 break;
840 case nir_op_frexp_exp:
841 src[0] = ac_to_float(&ctx->ac, src[0]);
842 result = ac_build_frexp_exp(&ctx->ac, src[0],
843 ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])));
844 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) == 16)
845 result = LLVMBuildSExt(ctx->ac.builder, result,
846 ctx->ac.i32, "");
847 break;
848 case nir_op_frexp_sig:
849 src[0] = ac_to_float(&ctx->ac, src[0]);
850 result = ac_build_frexp_mant(&ctx->ac, src[0],
851 instr->dest.dest.ssa.bit_size);
852 break;
853 case nir_op_fpow:
854 result = emit_intrin_2f_param(&ctx->ac, "llvm.pow",
855 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
856 break;
857 case nir_op_fmax:
858 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
859 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
860 if (ctx->ac.chip_class < GFX9 &&
861 instr->dest.dest.ssa.bit_size == 32) {
862 /* Only pre-GFX9 chips do not flush denorms. */
863 result = ac_build_canonicalize(&ctx->ac, result,
864 instr->dest.dest.ssa.bit_size);
865 }
866 break;
867 case nir_op_fmin:
868 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
869 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
870 if (ctx->ac.chip_class < GFX9 &&
871 instr->dest.dest.ssa.bit_size == 32) {
872 /* Only pre-GFX9 chips do not flush denorms. */
873 result = ac_build_canonicalize(&ctx->ac, result,
874 instr->dest.dest.ssa.bit_size);
875 }
876 break;
877 case nir_op_ffma:
878 /* FMA is better on GFX10, because it has FMA units instead of MUL-ADD units. */
879 result = emit_intrin_3f_param(&ctx->ac, ctx->ac.chip_class >= GFX10 ? "llvm.fma" : "llvm.fmuladd",
880 ac_to_float_type(&ctx->ac, def_type), src[0], src[1], src[2]);
881 break;
882 case nir_op_ldexp:
883 src[0] = ac_to_float(&ctx->ac, src[0]);
884 if (ac_get_elem_bits(&ctx->ac, def_type) == 32)
885 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f32", ctx->ac.f32, src, 2, AC_FUNC_ATTR_READNONE);
886 else if (ac_get_elem_bits(&ctx->ac, def_type) == 16)
887 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f16", ctx->ac.f16, src, 2, AC_FUNC_ATTR_READNONE);
888 else
889 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.ldexp.f64", ctx->ac.f64, src, 2, AC_FUNC_ATTR_READNONE);
890 break;
891 case nir_op_bfm:
892 result = emit_bfm(&ctx->ac, src[0], src[1]);
893 break;
894 case nir_op_bitfield_select:
895 result = emit_bitfield_select(&ctx->ac, src[0], src[1], src[2]);
896 break;
897 case nir_op_ubfe:
898 result = ac_build_bfe(&ctx->ac, src[0], src[1], src[2], false);
899 break;
900 case nir_op_ibfe:
901 result = ac_build_bfe(&ctx->ac, src[0], src[1], src[2], true);
902 break;
903 case nir_op_bitfield_reverse:
904 result = ac_build_bitfield_reverse(&ctx->ac, src[0]);
905 break;
906 case nir_op_bit_count:
907 result = ac_build_bit_count(&ctx->ac, src[0]);
908 break;
909 case nir_op_vec2:
910 case nir_op_vec3:
911 case nir_op_vec4:
912 for (unsigned i = 0; i < nir_op_infos[instr->op].num_inputs; i++)
913 src[i] = ac_to_integer(&ctx->ac, src[i]);
914 result = ac_build_gather_values(&ctx->ac, src, num_components);
915 break;
916 case nir_op_f2i8:
917 case nir_op_f2i16:
918 case nir_op_f2i32:
919 case nir_op_f2i64:
920 src[0] = ac_to_float(&ctx->ac, src[0]);
921 result = LLVMBuildFPToSI(ctx->ac.builder, src[0], def_type, "");
922 break;
923 case nir_op_f2u8:
924 case nir_op_f2u16:
925 case nir_op_f2u32:
926 case nir_op_f2u64:
927 src[0] = ac_to_float(&ctx->ac, src[0]);
928 result = LLVMBuildFPToUI(ctx->ac.builder, src[0], def_type, "");
929 break;
930 case nir_op_i2f16:
931 case nir_op_i2f32:
932 case nir_op_i2f64:
933 result = LLVMBuildSIToFP(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
934 break;
935 case nir_op_u2f16:
936 case nir_op_u2f32:
937 case nir_op_u2f64:
938 result = LLVMBuildUIToFP(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
939 break;
940 case nir_op_f2f16_rtz:
941 src[0] = ac_to_float(&ctx->ac, src[0]);
942 if (LLVMTypeOf(src[0]) == ctx->ac.f64)
943 src[0] = LLVMBuildFPTrunc(ctx->ac.builder, src[0], ctx->ac.f32, "");
944 LLVMValueRef param[2] = { src[0], ctx->ac.f32_0 };
945 result = ac_build_cvt_pkrtz_f16(&ctx->ac, param);
946 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
947 break;
948 case nir_op_f2f16_rtne:
949 case nir_op_f2f16:
950 case nir_op_f2f32:
951 case nir_op_f2f64:
952 src[0] = ac_to_float(&ctx->ac, src[0]);
953 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
954 result = LLVMBuildFPExt(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
955 else
956 result = LLVMBuildFPTrunc(ctx->ac.builder, src[0], ac_to_float_type(&ctx->ac, def_type), "");
957 break;
958 case nir_op_u2u8:
959 case nir_op_u2u16:
960 case nir_op_u2u32:
961 case nir_op_u2u64:
962 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
963 result = LLVMBuildZExt(ctx->ac.builder, src[0], def_type, "");
964 else
965 result = LLVMBuildTrunc(ctx->ac.builder, src[0], def_type, "");
966 break;
967 case nir_op_i2i8:
968 case nir_op_i2i16:
969 case nir_op_i2i32:
970 case nir_op_i2i64:
971 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src[0])) < ac_get_elem_bits(&ctx->ac, def_type))
972 result = LLVMBuildSExt(ctx->ac.builder, src[0], def_type, "");
973 else
974 result = LLVMBuildTrunc(ctx->ac.builder, src[0], def_type, "");
975 break;
976 case nir_op_b32csel:
977 result = emit_bcsel(&ctx->ac, src[0], src[1], src[2]);
978 break;
979 case nir_op_find_lsb:
980 result = ac_find_lsb(&ctx->ac, ctx->ac.i32, src[0]);
981 break;
982 case nir_op_ufind_msb:
983 result = ac_build_umsb(&ctx->ac, src[0], ctx->ac.i32);
984 break;
985 case nir_op_ifind_msb:
986 result = ac_build_imsb(&ctx->ac, src[0], ctx->ac.i32);
987 break;
988 case nir_op_uadd_carry:
989 result = emit_uint_carry(&ctx->ac, "llvm.uadd.with.overflow.i32", src[0], src[1]);
990 break;
991 case nir_op_usub_borrow:
992 result = emit_uint_carry(&ctx->ac, "llvm.usub.with.overflow.i32", src[0], src[1]);
993 break;
994 case nir_op_b2f16:
995 case nir_op_b2f32:
996 case nir_op_b2f64:
997 result = emit_b2f(&ctx->ac, src[0], instr->dest.dest.ssa.bit_size);
998 break;
999 case nir_op_f2b32:
1000 result = emit_f2b(&ctx->ac, src[0]);
1001 break;
1002 case nir_op_b2i8:
1003 case nir_op_b2i16:
1004 case nir_op_b2i32:
1005 case nir_op_b2i64:
1006 result = emit_b2i(&ctx->ac, src[0], instr->dest.dest.ssa.bit_size);
1007 break;
1008 case nir_op_i2b32:
1009 result = emit_i2b(&ctx->ac, src[0]);
1010 break;
1011 case nir_op_fquantize2f16:
1012 result = emit_f2f16(&ctx->ac, src[0]);
1013 break;
1014 case nir_op_umul_high:
1015 result = emit_umul_high(&ctx->ac, src[0], src[1]);
1016 break;
1017 case nir_op_imul_high:
1018 result = emit_imul_high(&ctx->ac, src[0], src[1]);
1019 break;
1020 case nir_op_pack_half_2x16:
1021 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pkrtz_f16);
1022 break;
1023 case nir_op_pack_snorm_2x16:
1024 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pknorm_i16);
1025 break;
1026 case nir_op_pack_unorm_2x16:
1027 result = emit_pack_2x16(&ctx->ac, src[0], ac_build_cvt_pknorm_u16);
1028 break;
1029 case nir_op_unpack_half_2x16:
1030 result = emit_unpack_half_2x16(&ctx->ac, src[0]);
1031 break;
1032 case nir_op_fddx:
1033 case nir_op_fddy:
1034 case nir_op_fddx_fine:
1035 case nir_op_fddy_fine:
1036 case nir_op_fddx_coarse:
1037 case nir_op_fddy_coarse:
1038 result = emit_ddxy(ctx, instr->op, src[0]);
1039 break;
1040
1041 case nir_op_unpack_64_2x32_split_x: {
1042 assert(ac_get_llvm_num_components(src[0]) == 1);
1043 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
1044 ctx->ac.v2i32,
1045 "");
1046 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1047 ctx->ac.i32_0, "");
1048 break;
1049 }
1050
1051 case nir_op_unpack_64_2x32_split_y: {
1052 assert(ac_get_llvm_num_components(src[0]) == 1);
1053 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
1054 ctx->ac.v2i32,
1055 "");
1056 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1057 ctx->ac.i32_1, "");
1058 break;
1059 }
1060
1061 case nir_op_pack_64_2x32_split: {
1062 LLVMValueRef tmp = ac_build_gather_values(&ctx->ac, src, 2);
1063 result = LLVMBuildBitCast(ctx->ac.builder, tmp, ctx->ac.i64, "");
1064 break;
1065 }
1066
1067 case nir_op_pack_32_2x16_split: {
1068 LLVMValueRef tmp = ac_build_gather_values(&ctx->ac, src, 2);
1069 result = LLVMBuildBitCast(ctx->ac.builder, tmp, ctx->ac.i32, "");
1070 break;
1071 }
1072
1073 case nir_op_unpack_32_2x16_split_x: {
1074 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
1075 ctx->ac.v2i16,
1076 "");
1077 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1078 ctx->ac.i32_0, "");
1079 break;
1080 }
1081
1082 case nir_op_unpack_32_2x16_split_y: {
1083 LLVMValueRef tmp = LLVMBuildBitCast(ctx->ac.builder, src[0],
1084 ctx->ac.v2i16,
1085 "");
1086 result = LLVMBuildExtractElement(ctx->ac.builder, tmp,
1087 ctx->ac.i32_1, "");
1088 break;
1089 }
1090
1091 case nir_op_cube_face_coord: {
1092 src[0] = ac_to_float(&ctx->ac, src[0]);
1093 LLVMValueRef results[2];
1094 LLVMValueRef in[3];
1095 for (unsigned chan = 0; chan < 3; chan++)
1096 in[chan] = ac_llvm_extract_elem(&ctx->ac, src[0], chan);
1097 results[0] = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubesc",
1098 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1099 results[1] = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubetc",
1100 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1101 LLVMValueRef ma = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubema",
1102 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1103 results[0] = ac_build_fdiv(&ctx->ac, results[0], ma);
1104 results[1] = ac_build_fdiv(&ctx->ac, results[1], ma);
1105 LLVMValueRef offset = LLVMConstReal(ctx->ac.f32, 0.5);
1106 results[0] = LLVMBuildFAdd(ctx->ac.builder, results[0], offset, "");
1107 results[1] = LLVMBuildFAdd(ctx->ac.builder, results[1], offset, "");
1108 result = ac_build_gather_values(&ctx->ac, results, 2);
1109 break;
1110 }
1111
1112 case nir_op_cube_face_index: {
1113 src[0] = ac_to_float(&ctx->ac, src[0]);
1114 LLVMValueRef in[3];
1115 for (unsigned chan = 0; chan < 3; chan++)
1116 in[chan] = ac_llvm_extract_elem(&ctx->ac, src[0], chan);
1117 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.cubeid",
1118 ctx->ac.f32, in, 3, AC_FUNC_ATTR_READNONE);
1119 break;
1120 }
1121
1122 case nir_op_fmin3:
1123 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
1124 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
1125 result = emit_intrin_2f_param(&ctx->ac, "llvm.minnum",
1126 ac_to_float_type(&ctx->ac, def_type), result, src[2]);
1127 break;
1128 case nir_op_umin3:
1129 result = ac_build_umin(&ctx->ac, src[0], src[1]);
1130 result = ac_build_umin(&ctx->ac, result, src[2]);
1131 break;
1132 case nir_op_imin3:
1133 result = ac_build_imin(&ctx->ac, src[0], src[1]);
1134 result = ac_build_imin(&ctx->ac, result, src[2]);
1135 break;
1136 case nir_op_fmax3:
1137 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
1138 ac_to_float_type(&ctx->ac, def_type), src[0], src[1]);
1139 result = emit_intrin_2f_param(&ctx->ac, "llvm.maxnum",
1140 ac_to_float_type(&ctx->ac, def_type), result, src[2]);
1141 break;
1142 case nir_op_umax3:
1143 result = ac_build_umax(&ctx->ac, src[0], src[1]);
1144 result = ac_build_umax(&ctx->ac, result, src[2]);
1145 break;
1146 case nir_op_imax3:
1147 result = ac_build_imax(&ctx->ac, src[0], src[1]);
1148 result = ac_build_imax(&ctx->ac, result, src[2]);
1149 break;
1150 case nir_op_fmed3: {
1151 src[0] = ac_to_float(&ctx->ac, src[0]);
1152 src[1] = ac_to_float(&ctx->ac, src[1]);
1153 src[2] = ac_to_float(&ctx->ac, src[2]);
1154 result = ac_build_fmed3(&ctx->ac, src[0], src[1], src[2],
1155 instr->dest.dest.ssa.bit_size);
1156 break;
1157 }
1158 case nir_op_imed3: {
1159 LLVMValueRef tmp1 = ac_build_imin(&ctx->ac, src[0], src[1]);
1160 LLVMValueRef tmp2 = ac_build_imax(&ctx->ac, src[0], src[1]);
1161 tmp2 = ac_build_imin(&ctx->ac, tmp2, src[2]);
1162 result = ac_build_imax(&ctx->ac, tmp1, tmp2);
1163 break;
1164 }
1165 case nir_op_umed3: {
1166 LLVMValueRef tmp1 = ac_build_umin(&ctx->ac, src[0], src[1]);
1167 LLVMValueRef tmp2 = ac_build_umax(&ctx->ac, src[0], src[1]);
1168 tmp2 = ac_build_umin(&ctx->ac, tmp2, src[2]);
1169 result = ac_build_umax(&ctx->ac, tmp1, tmp2);
1170 break;
1171 }
1172
1173 default:
1174 fprintf(stderr, "Unknown NIR alu instr: ");
1175 nir_print_instr(&instr->instr, stderr);
1176 fprintf(stderr, "\n");
1177 abort();
1178 }
1179
1180 if (result) {
1181 assert(instr->dest.dest.is_ssa);
1182 result = ac_to_integer_or_pointer(&ctx->ac, result);
1183 ctx->ssa_defs[instr->dest.dest.ssa.index] = result;
1184 }
1185 }
1186
1187 static void visit_load_const(struct ac_nir_context *ctx,
1188 const nir_load_const_instr *instr)
1189 {
1190 LLVMValueRef values[4], value = NULL;
1191 LLVMTypeRef element_type =
1192 LLVMIntTypeInContext(ctx->ac.context, instr->def.bit_size);
1193
1194 for (unsigned i = 0; i < instr->def.num_components; ++i) {
1195 switch (instr->def.bit_size) {
1196 case 8:
1197 values[i] = LLVMConstInt(element_type,
1198 instr->value[i].u8, false);
1199 break;
1200 case 16:
1201 values[i] = LLVMConstInt(element_type,
1202 instr->value[i].u16, false);
1203 break;
1204 case 32:
1205 values[i] = LLVMConstInt(element_type,
1206 instr->value[i].u32, false);
1207 break;
1208 case 64:
1209 values[i] = LLVMConstInt(element_type,
1210 instr->value[i].u64, false);
1211 break;
1212 default:
1213 fprintf(stderr,
1214 "unsupported nir load_const bit_size: %d\n",
1215 instr->def.bit_size);
1216 abort();
1217 }
1218 }
1219 if (instr->def.num_components > 1) {
1220 value = LLVMConstVector(values, instr->def.num_components);
1221 } else
1222 value = values[0];
1223
1224 ctx->ssa_defs[instr->def.index] = value;
1225 }
1226
1227 static LLVMValueRef
1228 get_buffer_size(struct ac_nir_context *ctx, LLVMValueRef descriptor, bool in_elements)
1229 {
1230 LLVMValueRef size =
1231 LLVMBuildExtractElement(ctx->ac.builder, descriptor,
1232 LLVMConstInt(ctx->ac.i32, 2, false), "");
1233
1234 /* GFX8 only */
1235 if (ctx->ac.chip_class == GFX8 && in_elements) {
1236 /* On GFX8, the descriptor contains the size in bytes,
1237 * but TXQ must return the size in elements.
1238 * The stride is always non-zero for resources using TXQ.
1239 */
1240 LLVMValueRef stride =
1241 LLVMBuildExtractElement(ctx->ac.builder, descriptor,
1242 ctx->ac.i32_1, "");
1243 stride = LLVMBuildLShr(ctx->ac.builder, stride,
1244 LLVMConstInt(ctx->ac.i32, 16, false), "");
1245 stride = LLVMBuildAnd(ctx->ac.builder, stride,
1246 LLVMConstInt(ctx->ac.i32, 0x3fff, false), "");
1247
1248 size = LLVMBuildUDiv(ctx->ac.builder, size, stride, "");
1249 }
1250 return size;
1251 }
1252
1253 /* Gather4 should follow the same rules as bilinear filtering, but the hardware
1254 * incorrectly forces nearest filtering if the texture format is integer.
1255 * The only effect it has on Gather4, which always returns 4 texels for
1256 * bilinear filtering, is that the final coordinates are off by 0.5 of
1257 * the texel size.
1258 *
1259 * The workaround is to subtract 0.5 from the unnormalized coordinates,
1260 * or (0.5 / size) from the normalized coordinates.
1261 *
1262 * However, cube textures with 8_8_8_8 data formats require a different
1263 * workaround of overriding the num format to USCALED/SSCALED. This would lose
1264 * precision in 32-bit data formats, so it needs to be applied dynamically at
1265 * runtime. In this case, return an i1 value that indicates whether the
1266 * descriptor was overridden (and hence a fixup of the sampler result is needed).
1267 */
1268 static LLVMValueRef lower_gather4_integer(struct ac_llvm_context *ctx,
1269 nir_variable *var,
1270 struct ac_image_args *args,
1271 const nir_tex_instr *instr)
1272 {
1273 const struct glsl_type *type = glsl_without_array(var->type);
1274 enum glsl_base_type stype = glsl_get_sampler_result_type(type);
1275 LLVMValueRef wa_8888 = NULL;
1276 LLVMValueRef half_texel[2];
1277 LLVMValueRef result;
1278
1279 assert(stype == GLSL_TYPE_INT || stype == GLSL_TYPE_UINT);
1280
1281 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE) {
1282 LLVMValueRef formats;
1283 LLVMValueRef data_format;
1284 LLVMValueRef wa_formats;
1285
1286 formats = LLVMBuildExtractElement(ctx->builder, args->resource, ctx->i32_1, "");
1287
1288 data_format = LLVMBuildLShr(ctx->builder, formats,
1289 LLVMConstInt(ctx->i32, 20, false), "");
1290 data_format = LLVMBuildAnd(ctx->builder, data_format,
1291 LLVMConstInt(ctx->i32, (1u << 6) - 1, false), "");
1292 wa_8888 = LLVMBuildICmp(
1293 ctx->builder, LLVMIntEQ, data_format,
1294 LLVMConstInt(ctx->i32, V_008F14_IMG_DATA_FORMAT_8_8_8_8, false),
1295 "");
1296
1297 uint32_t wa_num_format =
1298 stype == GLSL_TYPE_UINT ?
1299 S_008F14_NUM_FORMAT(V_008F14_IMG_NUM_FORMAT_USCALED) :
1300 S_008F14_NUM_FORMAT(V_008F14_IMG_NUM_FORMAT_SSCALED);
1301 wa_formats = LLVMBuildAnd(ctx->builder, formats,
1302 LLVMConstInt(ctx->i32, C_008F14_NUM_FORMAT, false),
1303 "");
1304 wa_formats = LLVMBuildOr(ctx->builder, wa_formats,
1305 LLVMConstInt(ctx->i32, wa_num_format, false), "");
1306
1307 formats = LLVMBuildSelect(ctx->builder, wa_8888, wa_formats, formats, "");
1308 args->resource = LLVMBuildInsertElement(
1309 ctx->builder, args->resource, formats, ctx->i32_1, "");
1310 }
1311
1312 if (instr->sampler_dim == GLSL_SAMPLER_DIM_RECT) {
1313 assert(!wa_8888);
1314 half_texel[0] = half_texel[1] = LLVMConstReal(ctx->f32, -0.5);
1315 } else {
1316 struct ac_image_args resinfo = {};
1317 LLVMBasicBlockRef bbs[2];
1318
1319 LLVMValueRef unnorm = NULL;
1320 LLVMValueRef default_offset = ctx->f32_0;
1321 if (instr->sampler_dim == GLSL_SAMPLER_DIM_2D &&
1322 !instr->is_array) {
1323 /* In vulkan, whether the sampler uses unnormalized
1324 * coordinates or not is a dynamic property of the
1325 * sampler. Hence, to figure out whether or not we
1326 * need to divide by the texture size, we need to test
1327 * the sampler at runtime. This tests the bit set by
1328 * radv_init_sampler().
1329 */
1330 LLVMValueRef sampler0 =
1331 LLVMBuildExtractElement(ctx->builder, args->sampler, ctx->i32_0, "");
1332 sampler0 = LLVMBuildLShr(ctx->builder, sampler0,
1333 LLVMConstInt(ctx->i32, 15, false), "");
1334 sampler0 = LLVMBuildAnd(ctx->builder, sampler0, ctx->i32_1, "");
1335 unnorm = LLVMBuildICmp(ctx->builder, LLVMIntEQ, sampler0, ctx->i32_1, "");
1336 default_offset = LLVMConstReal(ctx->f32, -0.5);
1337 }
1338
1339 bbs[0] = LLVMGetInsertBlock(ctx->builder);
1340 if (wa_8888 || unnorm) {
1341 assert(!(wa_8888 && unnorm));
1342 LLVMValueRef not_needed = wa_8888 ? wa_8888 : unnorm;
1343 /* Skip the texture size query entirely if we don't need it. */
1344 ac_build_ifcc(ctx, LLVMBuildNot(ctx->builder, not_needed, ""), 2000);
1345 bbs[1] = LLVMGetInsertBlock(ctx->builder);
1346 }
1347
1348 /* Query the texture size. */
1349 resinfo.dim = ac_get_sampler_dim(ctx->chip_class, instr->sampler_dim, instr->is_array);
1350 resinfo.opcode = ac_image_get_resinfo;
1351 resinfo.dmask = 0xf;
1352 resinfo.lod = ctx->i32_0;
1353 resinfo.resource = args->resource;
1354 resinfo.attributes = AC_FUNC_ATTR_READNONE;
1355 LLVMValueRef size = ac_build_image_opcode(ctx, &resinfo);
1356
1357 /* Compute -0.5 / size. */
1358 for (unsigned c = 0; c < 2; c++) {
1359 half_texel[c] =
1360 LLVMBuildExtractElement(ctx->builder, size,
1361 LLVMConstInt(ctx->i32, c, 0), "");
1362 half_texel[c] = LLVMBuildUIToFP(ctx->builder, half_texel[c], ctx->f32, "");
1363 half_texel[c] = ac_build_fdiv(ctx, ctx->f32_1, half_texel[c]);
1364 half_texel[c] = LLVMBuildFMul(ctx->builder, half_texel[c],
1365 LLVMConstReal(ctx->f32, -0.5), "");
1366 }
1367
1368 if (wa_8888 || unnorm) {
1369 ac_build_endif(ctx, 2000);
1370
1371 for (unsigned c = 0; c < 2; c++) {
1372 LLVMValueRef values[2] = { default_offset, half_texel[c] };
1373 half_texel[c] = ac_build_phi(ctx, ctx->f32, 2,
1374 values, bbs);
1375 }
1376 }
1377 }
1378
1379 for (unsigned c = 0; c < 2; c++) {
1380 LLVMValueRef tmp;
1381 tmp = LLVMBuildBitCast(ctx->builder, args->coords[c], ctx->f32, "");
1382 args->coords[c] = LLVMBuildFAdd(ctx->builder, tmp, half_texel[c], "");
1383 }
1384
1385 args->attributes = AC_FUNC_ATTR_READNONE;
1386 result = ac_build_image_opcode(ctx, args);
1387
1388 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE) {
1389 LLVMValueRef tmp, tmp2;
1390
1391 /* if the cube workaround is in place, f2i the result. */
1392 for (unsigned c = 0; c < 4; c++) {
1393 tmp = LLVMBuildExtractElement(ctx->builder, result, LLVMConstInt(ctx->i32, c, false), "");
1394 if (stype == GLSL_TYPE_UINT)
1395 tmp2 = LLVMBuildFPToUI(ctx->builder, tmp, ctx->i32, "");
1396 else
1397 tmp2 = LLVMBuildFPToSI(ctx->builder, tmp, ctx->i32, "");
1398 tmp = LLVMBuildBitCast(ctx->builder, tmp, ctx->i32, "");
1399 tmp2 = LLVMBuildBitCast(ctx->builder, tmp2, ctx->i32, "");
1400 tmp = LLVMBuildSelect(ctx->builder, wa_8888, tmp2, tmp, "");
1401 tmp = LLVMBuildBitCast(ctx->builder, tmp, ctx->f32, "");
1402 result = LLVMBuildInsertElement(ctx->builder, result, tmp, LLVMConstInt(ctx->i32, c, false), "");
1403 }
1404 }
1405 return result;
1406 }
1407
1408 static nir_deref_instr *get_tex_texture_deref(const nir_tex_instr *instr)
1409 {
1410 nir_deref_instr *texture_deref_instr = NULL;
1411
1412 for (unsigned i = 0; i < instr->num_srcs; i++) {
1413 switch (instr->src[i].src_type) {
1414 case nir_tex_src_texture_deref:
1415 texture_deref_instr = nir_src_as_deref(instr->src[i].src);
1416 break;
1417 default:
1418 break;
1419 }
1420 }
1421 return texture_deref_instr;
1422 }
1423
1424 static LLVMValueRef build_tex_intrinsic(struct ac_nir_context *ctx,
1425 const nir_tex_instr *instr,
1426 struct ac_image_args *args)
1427 {
1428 if (instr->sampler_dim == GLSL_SAMPLER_DIM_BUF) {
1429 unsigned mask = nir_ssa_def_components_read(&instr->dest.ssa);
1430
1431 return ac_build_buffer_load_format(&ctx->ac,
1432 args->resource,
1433 args->coords[0],
1434 ctx->ac.i32_0,
1435 util_last_bit(mask),
1436 0, true);
1437 }
1438
1439 args->opcode = ac_image_sample;
1440
1441 switch (instr->op) {
1442 case nir_texop_txf:
1443 case nir_texop_txf_ms:
1444 case nir_texop_samples_identical:
1445 args->opcode = args->level_zero ||
1446 instr->sampler_dim == GLSL_SAMPLER_DIM_MS ?
1447 ac_image_load : ac_image_load_mip;
1448 args->level_zero = false;
1449 break;
1450 case nir_texop_txs:
1451 case nir_texop_query_levels:
1452 args->opcode = ac_image_get_resinfo;
1453 if (!args->lod)
1454 args->lod = ctx->ac.i32_0;
1455 args->level_zero = false;
1456 break;
1457 case nir_texop_tex:
1458 if (ctx->stage != MESA_SHADER_FRAGMENT) {
1459 assert(!args->lod);
1460 args->level_zero = true;
1461 }
1462 break;
1463 case nir_texop_tg4:
1464 args->opcode = ac_image_gather4;
1465 args->level_zero = true;
1466 break;
1467 case nir_texop_lod:
1468 args->opcode = ac_image_get_lod;
1469 break;
1470 case nir_texop_fragment_fetch:
1471 case nir_texop_fragment_mask_fetch:
1472 args->opcode = ac_image_load;
1473 args->level_zero = false;
1474 break;
1475 default:
1476 break;
1477 }
1478
1479 if (instr->op == nir_texop_tg4 && ctx->ac.chip_class <= GFX8) {
1480 nir_deref_instr *texture_deref_instr = get_tex_texture_deref(instr);
1481 nir_variable *var = nir_deref_instr_get_variable(texture_deref_instr);
1482 const struct glsl_type *type = glsl_without_array(var->type);
1483 enum glsl_base_type stype = glsl_get_sampler_result_type(type);
1484 if (stype == GLSL_TYPE_UINT || stype == GLSL_TYPE_INT) {
1485 return lower_gather4_integer(&ctx->ac, var, args, instr);
1486 }
1487 }
1488
1489 /* Fixup for GFX9 which allocates 1D textures as 2D. */
1490 if (instr->op == nir_texop_lod && ctx->ac.chip_class == GFX9) {
1491 if ((args->dim == ac_image_2darray ||
1492 args->dim == ac_image_2d) && !args->coords[1]) {
1493 args->coords[1] = ctx->ac.i32_0;
1494 }
1495 }
1496
1497 args->attributes = AC_FUNC_ATTR_READNONE;
1498 bool cs_derivs = ctx->stage == MESA_SHADER_COMPUTE &&
1499 ctx->info->cs.derivative_group != DERIVATIVE_GROUP_NONE;
1500 if (ctx->stage == MESA_SHADER_FRAGMENT || cs_derivs) {
1501 /* Prevent texture instructions with implicit derivatives from being
1502 * sinked into branches. */
1503 switch (instr->op) {
1504 case nir_texop_tex:
1505 case nir_texop_txb:
1506 case nir_texop_lod:
1507 args->attributes |= AC_FUNC_ATTR_CONVERGENT;
1508 break;
1509 default:
1510 break;
1511 }
1512 }
1513
1514 return ac_build_image_opcode(&ctx->ac, args);
1515 }
1516
1517 static LLVMValueRef visit_vulkan_resource_reindex(struct ac_nir_context *ctx,
1518 nir_intrinsic_instr *instr)
1519 {
1520 LLVMValueRef ptr = get_src(ctx, instr->src[0]);
1521 LLVMValueRef index = get_src(ctx, instr->src[1]);
1522
1523 LLVMValueRef result = LLVMBuildGEP(ctx->ac.builder, ptr, &index, 1, "");
1524 LLVMSetMetadata(result, ctx->ac.uniform_md_kind, ctx->ac.empty_md);
1525 return result;
1526 }
1527
1528 static LLVMValueRef visit_load_push_constant(struct ac_nir_context *ctx,
1529 nir_intrinsic_instr *instr)
1530 {
1531 LLVMValueRef ptr, addr;
1532 LLVMValueRef src0 = get_src(ctx, instr->src[0]);
1533 unsigned index = nir_intrinsic_base(instr);
1534
1535 addr = LLVMConstInt(ctx->ac.i32, index, 0);
1536 addr = LLVMBuildAdd(ctx->ac.builder, addr, src0, "");
1537
1538 /* Load constant values from user SGPRS when possible, otherwise
1539 * fallback to the default path that loads directly from memory.
1540 */
1541 if (LLVMIsConstant(src0) &&
1542 instr->dest.ssa.bit_size == 32) {
1543 unsigned count = instr->dest.ssa.num_components;
1544 unsigned offset = index;
1545
1546 offset += LLVMConstIntGetZExtValue(src0);
1547 offset /= 4;
1548
1549 offset -= ctx->args->base_inline_push_consts;
1550
1551 unsigned num_inline_push_consts = ctx->args->num_inline_push_consts;
1552 if (offset + count <= num_inline_push_consts) {
1553 LLVMValueRef push_constants[num_inline_push_consts];
1554 for (unsigned i = 0; i < num_inline_push_consts; i++)
1555 push_constants[i] = ac_get_arg(&ctx->ac,
1556 ctx->args->inline_push_consts[i]);
1557 return ac_build_gather_values(&ctx->ac,
1558 push_constants + offset,
1559 count);
1560 }
1561 }
1562
1563 ptr = LLVMBuildGEP(ctx->ac.builder,
1564 ac_get_arg(&ctx->ac, ctx->args->push_constants), &addr, 1, "");
1565
1566 if (instr->dest.ssa.bit_size == 8) {
1567 unsigned load_dwords = instr->dest.ssa.num_components > 1 ? 2 : 1;
1568 LLVMTypeRef vec_type = LLVMVectorType(LLVMInt8TypeInContext(ctx->ac.context), 4 * load_dwords);
1569 ptr = ac_cast_ptr(&ctx->ac, ptr, vec_type);
1570 LLVMValueRef res = LLVMBuildLoad(ctx->ac.builder, ptr, "");
1571
1572 LLVMValueRef params[3];
1573 if (load_dwords > 1) {
1574 LLVMValueRef res_vec = LLVMBuildBitCast(ctx->ac.builder, res, LLVMVectorType(ctx->ac.i32, 2), "");
1575 params[0] = LLVMBuildExtractElement(ctx->ac.builder, res_vec, LLVMConstInt(ctx->ac.i32, 1, false), "");
1576 params[1] = LLVMBuildExtractElement(ctx->ac.builder, res_vec, LLVMConstInt(ctx->ac.i32, 0, false), "");
1577 } else {
1578 res = LLVMBuildBitCast(ctx->ac.builder, res, ctx->ac.i32, "");
1579 params[0] = ctx->ac.i32_0;
1580 params[1] = res;
1581 }
1582 params[2] = addr;
1583 res = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.alignbyte", ctx->ac.i32, params, 3, 0);
1584
1585 res = LLVMBuildTrunc(ctx->ac.builder, res, LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.num_components * 8), "");
1586 if (instr->dest.ssa.num_components > 1)
1587 res = LLVMBuildBitCast(ctx->ac.builder, res, LLVMVectorType(LLVMInt8TypeInContext(ctx->ac.context), instr->dest.ssa.num_components), "");
1588 return res;
1589 } else if (instr->dest.ssa.bit_size == 16) {
1590 unsigned load_dwords = instr->dest.ssa.num_components / 2 + 1;
1591 LLVMTypeRef vec_type = LLVMVectorType(LLVMInt16TypeInContext(ctx->ac.context), 2 * load_dwords);
1592 ptr = ac_cast_ptr(&ctx->ac, ptr, vec_type);
1593 LLVMValueRef res = LLVMBuildLoad(ctx->ac.builder, ptr, "");
1594 res = LLVMBuildBitCast(ctx->ac.builder, res, vec_type, "");
1595 LLVMValueRef cond = LLVMBuildLShr(ctx->ac.builder, addr, ctx->ac.i32_1, "");
1596 cond = LLVMBuildTrunc(ctx->ac.builder, cond, ctx->ac.i1, "");
1597 LLVMValueRef mask[] = { LLVMConstInt(ctx->ac.i32, 0, false), LLVMConstInt(ctx->ac.i32, 1, false),
1598 LLVMConstInt(ctx->ac.i32, 2, false), LLVMConstInt(ctx->ac.i32, 3, false),
1599 LLVMConstInt(ctx->ac.i32, 4, false)};
1600 LLVMValueRef swizzle_aligned = LLVMConstVector(&mask[0], instr->dest.ssa.num_components);
1601 LLVMValueRef swizzle_unaligned = LLVMConstVector(&mask[1], instr->dest.ssa.num_components);
1602 LLVMValueRef shuffle_aligned = LLVMBuildShuffleVector(ctx->ac.builder, res, res, swizzle_aligned, "");
1603 LLVMValueRef shuffle_unaligned = LLVMBuildShuffleVector(ctx->ac.builder, res, res, swizzle_unaligned, "");
1604 res = LLVMBuildSelect(ctx->ac.builder, cond, shuffle_unaligned, shuffle_aligned, "");
1605 return LLVMBuildBitCast(ctx->ac.builder, res, get_def_type(ctx, &instr->dest.ssa), "");
1606 }
1607
1608 ptr = ac_cast_ptr(&ctx->ac, ptr, get_def_type(ctx, &instr->dest.ssa));
1609
1610 return LLVMBuildLoad(ctx->ac.builder, ptr, "");
1611 }
1612
1613 static LLVMValueRef visit_get_buffer_size(struct ac_nir_context *ctx,
1614 const nir_intrinsic_instr *instr)
1615 {
1616 LLVMValueRef index = get_src(ctx, instr->src[0]);
1617
1618 return get_buffer_size(ctx, ctx->abi->load_ssbo(ctx->abi, index, false), false);
1619 }
1620
1621 static uint32_t widen_mask(uint32_t mask, unsigned multiplier)
1622 {
1623 uint32_t new_mask = 0;
1624 for(unsigned i = 0; i < 32 && (1u << i) <= mask; ++i)
1625 if (mask & (1u << i))
1626 new_mask |= ((1u << multiplier) - 1u) << (i * multiplier);
1627 return new_mask;
1628 }
1629
1630 static LLVMValueRef extract_vector_range(struct ac_llvm_context *ctx, LLVMValueRef src,
1631 unsigned start, unsigned count)
1632 {
1633 LLVMValueRef mask[] = {
1634 ctx->i32_0, ctx->i32_1,
1635 LLVMConstInt(ctx->i32, 2, false), LLVMConstInt(ctx->i32, 3, false) };
1636
1637 unsigned src_elements = ac_get_llvm_num_components(src);
1638
1639 if (count == src_elements) {
1640 assert(start == 0);
1641 return src;
1642 } else if (count == 1) {
1643 assert(start < src_elements);
1644 return LLVMBuildExtractElement(ctx->builder, src, mask[start], "");
1645 } else {
1646 assert(start + count <= src_elements);
1647 assert(count <= 4);
1648 LLVMValueRef swizzle = LLVMConstVector(&mask[start], count);
1649 return LLVMBuildShuffleVector(ctx->builder, src, src, swizzle, "");
1650 }
1651 }
1652
1653 static unsigned get_cache_policy(struct ac_nir_context *ctx,
1654 enum gl_access_qualifier access,
1655 bool may_store_unaligned,
1656 bool writeonly_memory)
1657 {
1658 unsigned cache_policy = 0;
1659
1660 /* GFX6 has a TC L1 bug causing corruption of 8bit/16bit stores. All
1661 * store opcodes not aligned to a dword are affected. The only way to
1662 * get unaligned stores is through shader images.
1663 */
1664 if (((may_store_unaligned && ctx->ac.chip_class == GFX6) ||
1665 /* If this is write-only, don't keep data in L1 to prevent
1666 * evicting L1 cache lines that may be needed by other
1667 * instructions.
1668 */
1669 writeonly_memory ||
1670 access & (ACCESS_COHERENT | ACCESS_VOLATILE))) {
1671 cache_policy |= ac_glc;
1672 }
1673
1674 if (access & ACCESS_STREAM_CACHE_POLICY)
1675 cache_policy |= ac_slc;
1676
1677 return cache_policy;
1678 }
1679
1680 static LLVMValueRef enter_waterfall_ssbo(struct ac_nir_context *ctx,
1681 struct waterfall_context *wctx,
1682 const nir_intrinsic_instr *instr,
1683 nir_src src)
1684 {
1685 return enter_waterfall(ctx, wctx, get_src(ctx, src),
1686 nir_intrinsic_access(instr) & ACCESS_NON_UNIFORM);
1687 }
1688
1689 static void visit_store_ssbo(struct ac_nir_context *ctx,
1690 nir_intrinsic_instr *instr)
1691 {
1692 if (ctx->ac.postponed_kill) {
1693 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
1694 ctx->ac.postponed_kill, "");
1695 ac_build_ifcc(&ctx->ac, cond, 7000);
1696 }
1697
1698 LLVMValueRef src_data = get_src(ctx, instr->src[0]);
1699 int elem_size_bytes = ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src_data)) / 8;
1700 unsigned writemask = nir_intrinsic_write_mask(instr);
1701 enum gl_access_qualifier access = nir_intrinsic_access(instr);
1702 bool writeonly_memory = access & ACCESS_NON_READABLE;
1703 unsigned cache_policy = get_cache_policy(ctx, access, false, writeonly_memory);
1704
1705 struct waterfall_context wctx;
1706 LLVMValueRef rsrc_base = enter_waterfall_ssbo(ctx, &wctx, instr, instr->src[1]);
1707
1708 LLVMValueRef rsrc = ctx->abi->load_ssbo(ctx->abi, rsrc_base, true);
1709 LLVMValueRef base_data = src_data;
1710 base_data = ac_trim_vector(&ctx->ac, base_data, instr->num_components);
1711 LLVMValueRef base_offset = get_src(ctx, instr->src[2]);
1712
1713 while (writemask) {
1714 int start, count;
1715 LLVMValueRef data, offset;
1716 LLVMTypeRef data_type;
1717
1718 u_bit_scan_consecutive_range(&writemask, &start, &count);
1719
1720 /* Due to an LLVM limitation with LLVM < 9, split 3-element
1721 * writes into a 2-element and a 1-element write. */
1722 if (count == 3 &&
1723 (elem_size_bytes != 4 || !ac_has_vec3_support(ctx->ac.chip_class, false))) {
1724 writemask |= 1 << (start + 2);
1725 count = 2;
1726 }
1727 int num_bytes = count * elem_size_bytes; /* count in bytes */
1728
1729 /* we can only store 4 DWords at the same time.
1730 * can only happen for 64 Bit vectors. */
1731 if (num_bytes > 16) {
1732 writemask |= ((1u << (count - 2)) - 1u) << (start + 2);
1733 count = 2;
1734 num_bytes = 16;
1735 }
1736
1737 /* check alignment of 16 Bit stores */
1738 if (elem_size_bytes == 2 && num_bytes > 2 && (start % 2) == 1) {
1739 writemask |= ((1u << (count - 1)) - 1u) << (start + 1);
1740 count = 1;
1741 num_bytes = 2;
1742 }
1743
1744 /* Due to alignment issues, split stores of 8-bit vectors. */
1745 if (ctx->ac.chip_class == GFX6 &&
1746 elem_size_bytes == 1 && count > 1) {
1747 writemask |= ((1u << (count - 1)) - 1u) << (start + 1);
1748 count = 1;
1749 num_bytes = 1;
1750 }
1751
1752 data = extract_vector_range(&ctx->ac, base_data, start, count);
1753
1754 offset = LLVMBuildAdd(ctx->ac.builder, base_offset,
1755 LLVMConstInt(ctx->ac.i32, start * elem_size_bytes, false), "");
1756
1757 if (num_bytes == 1) {
1758 ac_build_tbuffer_store_byte(&ctx->ac, rsrc, data,
1759 offset, ctx->ac.i32_0,
1760 cache_policy);
1761 } else if (num_bytes == 2) {
1762 ac_build_tbuffer_store_short(&ctx->ac, rsrc, data,
1763 offset, ctx->ac.i32_0,
1764 cache_policy);
1765 } else {
1766 int num_channels = num_bytes / 4;
1767
1768 switch (num_bytes) {
1769 case 16: /* v4f32 */
1770 data_type = ctx->ac.v4f32;
1771 break;
1772 case 12: /* v3f32 */
1773 data_type = ctx->ac.v3f32;
1774 break;
1775 case 8: /* v2f32 */
1776 data_type = ctx->ac.v2f32;
1777 break;
1778 case 4: /* f32 */
1779 data_type = ctx->ac.f32;
1780 break;
1781 default:
1782 unreachable("Malformed vector store.");
1783 }
1784 data = LLVMBuildBitCast(ctx->ac.builder, data, data_type, "");
1785
1786 ac_build_buffer_store_dword(&ctx->ac, rsrc, data,
1787 num_channels, offset,
1788 ctx->ac.i32_0, 0,
1789 cache_policy);
1790 }
1791 }
1792
1793 exit_waterfall(ctx, &wctx, NULL);
1794
1795 if (ctx->ac.postponed_kill)
1796 ac_build_endif(&ctx->ac, 7000);
1797 }
1798
1799 static LLVMValueRef emit_ssbo_comp_swap_64(struct ac_nir_context *ctx,
1800 LLVMValueRef descriptor,
1801 LLVMValueRef offset,
1802 LLVMValueRef compare,
1803 LLVMValueRef exchange)
1804 {
1805 LLVMBasicBlockRef start_block = NULL, then_block = NULL;
1806 if (ctx->abi->robust_buffer_access) {
1807 LLVMValueRef size = ac_llvm_extract_elem(&ctx->ac, descriptor, 2);
1808
1809 LLVMValueRef cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntULT, offset, size, "");
1810 start_block = LLVMGetInsertBlock(ctx->ac.builder);
1811
1812 ac_build_ifcc(&ctx->ac, cond, -1);
1813
1814 then_block = LLVMGetInsertBlock(ctx->ac.builder);
1815 }
1816
1817 LLVMValueRef ptr_parts[2] = {
1818 ac_llvm_extract_elem(&ctx->ac, descriptor, 0),
1819 LLVMBuildAnd(ctx->ac.builder,
1820 ac_llvm_extract_elem(&ctx->ac, descriptor, 1),
1821 LLVMConstInt(ctx->ac.i32, 65535, 0), "")
1822 };
1823
1824 ptr_parts[1] = LLVMBuildTrunc(ctx->ac.builder, ptr_parts[1], ctx->ac.i16, "");
1825 ptr_parts[1] = LLVMBuildSExt(ctx->ac.builder, ptr_parts[1], ctx->ac.i32, "");
1826
1827 offset = LLVMBuildZExt(ctx->ac.builder, offset, ctx->ac.i64, "");
1828
1829 LLVMValueRef ptr = ac_build_gather_values(&ctx->ac, ptr_parts, 2);
1830 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr, ctx->ac.i64, "");
1831 ptr = LLVMBuildAdd(ctx->ac.builder, ptr, offset, "");
1832 ptr = LLVMBuildIntToPtr(ctx->ac.builder, ptr, LLVMPointerType(ctx->ac.i64, AC_ADDR_SPACE_GLOBAL), "");
1833
1834 LLVMValueRef result = ac_build_atomic_cmp_xchg(&ctx->ac, ptr, compare, exchange, "singlethread-one-as");
1835 result = LLVMBuildExtractValue(ctx->ac.builder, result, 0, "");
1836
1837 if (ctx->abi->robust_buffer_access) {
1838 ac_build_endif(&ctx->ac, -1);
1839
1840 LLVMBasicBlockRef incoming_blocks[2] = {
1841 start_block,
1842 then_block,
1843 };
1844
1845 LLVMValueRef incoming_values[2] = {
1846 LLVMConstInt(ctx->ac.i64, 0, 0),
1847 result,
1848 };
1849 LLVMValueRef ret = LLVMBuildPhi(ctx->ac.builder, ctx->ac.i64, "");
1850 LLVMAddIncoming(ret, incoming_values, incoming_blocks, 2);
1851 return ret;
1852 } else {
1853 return result;
1854 }
1855 }
1856
1857 static LLVMValueRef visit_atomic_ssbo(struct ac_nir_context *ctx,
1858 nir_intrinsic_instr *instr)
1859 {
1860 if (ctx->ac.postponed_kill) {
1861 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
1862 ctx->ac.postponed_kill, "");
1863 ac_build_ifcc(&ctx->ac, cond, 7001);
1864 }
1865
1866 LLVMTypeRef return_type = LLVMTypeOf(get_src(ctx, instr->src[2]));
1867 const char *op;
1868 char name[64], type[8];
1869 LLVMValueRef params[6], descriptor;
1870 LLVMValueRef result;
1871 int arg_count = 0;
1872
1873 struct waterfall_context wctx;
1874 LLVMValueRef rsrc_base = enter_waterfall_ssbo(ctx, &wctx, instr, instr->src[0]);
1875
1876 switch (instr->intrinsic) {
1877 case nir_intrinsic_ssbo_atomic_add:
1878 op = "add";
1879 break;
1880 case nir_intrinsic_ssbo_atomic_imin:
1881 op = "smin";
1882 break;
1883 case nir_intrinsic_ssbo_atomic_umin:
1884 op = "umin";
1885 break;
1886 case nir_intrinsic_ssbo_atomic_imax:
1887 op = "smax";
1888 break;
1889 case nir_intrinsic_ssbo_atomic_umax:
1890 op = "umax";
1891 break;
1892 case nir_intrinsic_ssbo_atomic_and:
1893 op = "and";
1894 break;
1895 case nir_intrinsic_ssbo_atomic_or:
1896 op = "or";
1897 break;
1898 case nir_intrinsic_ssbo_atomic_xor:
1899 op = "xor";
1900 break;
1901 case nir_intrinsic_ssbo_atomic_exchange:
1902 op = "swap";
1903 break;
1904 case nir_intrinsic_ssbo_atomic_comp_swap:
1905 op = "cmpswap";
1906 break;
1907 default:
1908 abort();
1909 }
1910
1911 descriptor = ctx->abi->load_ssbo(ctx->abi,
1912 rsrc_base,
1913 true);
1914
1915 if (instr->intrinsic == nir_intrinsic_ssbo_atomic_comp_swap &&
1916 return_type == ctx->ac.i64) {
1917 result = emit_ssbo_comp_swap_64(ctx, descriptor,
1918 get_src(ctx, instr->src[1]),
1919 get_src(ctx, instr->src[2]),
1920 get_src(ctx, instr->src[3]));
1921 } else {
1922 if (instr->intrinsic == nir_intrinsic_ssbo_atomic_comp_swap) {
1923 params[arg_count++] = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[3]), 0);
1924 }
1925 params[arg_count++] = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[2]), 0);
1926 params[arg_count++] = descriptor;
1927
1928 if (LLVM_VERSION_MAJOR >= 9) {
1929 /* XXX: The new raw/struct atomic intrinsics are buggy with
1930 * LLVM 8, see r358579.
1931 */
1932 params[arg_count++] = get_src(ctx, instr->src[1]); /* voffset */
1933 params[arg_count++] = ctx->ac.i32_0; /* soffset */
1934 params[arg_count++] = ctx->ac.i32_0; /* slc */
1935
1936 ac_build_type_name_for_intr(return_type, type, sizeof(type));
1937 snprintf(name, sizeof(name),
1938 "llvm.amdgcn.raw.buffer.atomic.%s.%s", op, type);
1939 } else {
1940 params[arg_count++] = ctx->ac.i32_0; /* vindex */
1941 params[arg_count++] = get_src(ctx, instr->src[1]); /* voffset */
1942 params[arg_count++] = ctx->ac.i1false; /* slc */
1943
1944 assert(return_type == ctx->ac.i32);
1945 snprintf(name, sizeof(name),
1946 "llvm.amdgcn.buffer.atomic.%s", op);
1947 }
1948
1949 result = ac_build_intrinsic(&ctx->ac, name, return_type, params,
1950 arg_count, 0);
1951 }
1952
1953 result = exit_waterfall(ctx, &wctx, result);
1954 if (ctx->ac.postponed_kill)
1955 ac_build_endif(&ctx->ac, 7001);
1956 return result;
1957 }
1958
1959 static LLVMValueRef visit_load_buffer(struct ac_nir_context *ctx,
1960 nir_intrinsic_instr *instr)
1961 {
1962 struct waterfall_context wctx;
1963 LLVMValueRef rsrc_base = enter_waterfall_ssbo(ctx, &wctx, instr, instr->src[0]);
1964
1965 int elem_size_bytes = instr->dest.ssa.bit_size / 8;
1966 int num_components = instr->num_components;
1967 enum gl_access_qualifier access = nir_intrinsic_access(instr);
1968 unsigned cache_policy = get_cache_policy(ctx, access, false, false);
1969
1970 LLVMValueRef offset = get_src(ctx, instr->src[1]);
1971 LLVMValueRef rsrc = ctx->abi->load_ssbo(ctx->abi, rsrc_base, false);
1972 LLVMValueRef vindex = ctx->ac.i32_0;
1973
1974 LLVMTypeRef def_type = get_def_type(ctx, &instr->dest.ssa);
1975 LLVMTypeRef def_elem_type = num_components > 1 ? LLVMGetElementType(def_type) : def_type;
1976
1977 LLVMValueRef results[4];
1978 for (int i = 0; i < num_components;) {
1979 int num_elems = num_components - i;
1980 if (elem_size_bytes < 4 && nir_intrinsic_align(instr) % 4 != 0)
1981 num_elems = 1;
1982 if (num_elems * elem_size_bytes > 16)
1983 num_elems = 16 / elem_size_bytes;
1984 int load_bytes = num_elems * elem_size_bytes;
1985
1986 LLVMValueRef immoffset = LLVMConstInt(ctx->ac.i32, i * elem_size_bytes, false);
1987
1988 LLVMValueRef ret;
1989
1990 if (load_bytes == 1) {
1991 ret = ac_build_tbuffer_load_byte(&ctx->ac,
1992 rsrc,
1993 offset,
1994 ctx->ac.i32_0,
1995 immoffset,
1996 cache_policy);
1997 } else if (load_bytes == 2) {
1998 ret = ac_build_tbuffer_load_short(&ctx->ac,
1999 rsrc,
2000 offset,
2001 ctx->ac.i32_0,
2002 immoffset,
2003 cache_policy);
2004 } else {
2005 int num_channels = util_next_power_of_two(load_bytes) / 4;
2006 bool can_speculate = access & ACCESS_CAN_REORDER;
2007
2008 ret = ac_build_buffer_load(&ctx->ac, rsrc, num_channels,
2009 vindex, offset, immoffset, 0,
2010 cache_policy, can_speculate, false);
2011 }
2012
2013 LLVMTypeRef byte_vec = LLVMVectorType(ctx->ac.i8, ac_get_type_size(LLVMTypeOf(ret)));
2014 ret = LLVMBuildBitCast(ctx->ac.builder, ret, byte_vec, "");
2015 ret = ac_trim_vector(&ctx->ac, ret, load_bytes);
2016
2017 LLVMTypeRef ret_type = LLVMVectorType(def_elem_type, num_elems);
2018 ret = LLVMBuildBitCast(ctx->ac.builder, ret, ret_type, "");
2019
2020 for (unsigned j = 0; j < num_elems; j++) {
2021 results[i + j] = LLVMBuildExtractElement(ctx->ac.builder, ret, LLVMConstInt(ctx->ac.i32, j, false), "");
2022 }
2023 i += num_elems;
2024 }
2025
2026 LLVMValueRef ret = ac_build_gather_values(&ctx->ac, results, num_components);
2027 return exit_waterfall(ctx, &wctx, ret);
2028 }
2029
2030 static LLVMValueRef enter_waterfall_ubo(struct ac_nir_context *ctx,
2031 struct waterfall_context *wctx,
2032 const nir_intrinsic_instr *instr)
2033 {
2034 return enter_waterfall(ctx, wctx, get_src(ctx, instr->src[0]),
2035 nir_intrinsic_access(instr) & ACCESS_NON_UNIFORM);
2036 }
2037
2038 static LLVMValueRef visit_load_ubo_buffer(struct ac_nir_context *ctx,
2039 nir_intrinsic_instr *instr)
2040 {
2041 struct waterfall_context wctx;
2042 LLVMValueRef rsrc_base = enter_waterfall_ubo(ctx, &wctx, instr);
2043
2044 LLVMValueRef ret;
2045 LLVMValueRef rsrc = rsrc_base;
2046 LLVMValueRef offset = get_src(ctx, instr->src[1]);
2047 int num_components = instr->num_components;
2048
2049 if (ctx->abi->load_ubo)
2050 rsrc = ctx->abi->load_ubo(ctx->abi, rsrc);
2051
2052 if (instr->dest.ssa.bit_size == 64)
2053 num_components *= 2;
2054
2055 if (instr->dest.ssa.bit_size == 16 || instr->dest.ssa.bit_size == 8) {
2056 unsigned load_bytes = instr->dest.ssa.bit_size / 8;
2057 LLVMValueRef results[num_components];
2058 for (unsigned i = 0; i < num_components; ++i) {
2059 LLVMValueRef immoffset = LLVMConstInt(ctx->ac.i32,
2060 load_bytes * i, 0);
2061
2062 if (load_bytes == 1) {
2063 results[i] = ac_build_tbuffer_load_byte(&ctx->ac,
2064 rsrc,
2065 offset,
2066 ctx->ac.i32_0,
2067 immoffset,
2068 0);
2069 } else {
2070 assert(load_bytes == 2);
2071 results[i] = ac_build_tbuffer_load_short(&ctx->ac,
2072 rsrc,
2073 offset,
2074 ctx->ac.i32_0,
2075 immoffset,
2076 0);
2077 }
2078 }
2079 ret = ac_build_gather_values(&ctx->ac, results, num_components);
2080 } else {
2081 ret = ac_build_buffer_load(&ctx->ac, rsrc, num_components, NULL, offset,
2082 NULL, 0, 0, true, true);
2083
2084 ret = ac_trim_vector(&ctx->ac, ret, num_components);
2085 }
2086
2087 ret = LLVMBuildBitCast(ctx->ac.builder, ret,
2088 get_def_type(ctx, &instr->dest.ssa), "");
2089
2090 return exit_waterfall(ctx, &wctx, ret);
2091 }
2092
2093 static void
2094 get_deref_offset(struct ac_nir_context *ctx, nir_deref_instr *instr,
2095 bool vs_in, unsigned *vertex_index_out,
2096 LLVMValueRef *vertex_index_ref,
2097 unsigned *const_out, LLVMValueRef *indir_out)
2098 {
2099 nir_variable *var = nir_deref_instr_get_variable(instr);
2100 nir_deref_path path;
2101 unsigned idx_lvl = 1;
2102
2103 nir_deref_path_init(&path, instr, NULL);
2104
2105 if (vertex_index_out != NULL || vertex_index_ref != NULL) {
2106 if (vertex_index_ref) {
2107 *vertex_index_ref = get_src(ctx, path.path[idx_lvl]->arr.index);
2108 if (vertex_index_out)
2109 *vertex_index_out = 0;
2110 } else {
2111 *vertex_index_out = nir_src_as_uint(path.path[idx_lvl]->arr.index);
2112 }
2113 ++idx_lvl;
2114 }
2115
2116 uint32_t const_offset = 0;
2117 LLVMValueRef offset = NULL;
2118
2119 if (var->data.compact) {
2120 assert(instr->deref_type == nir_deref_type_array);
2121 const_offset = nir_src_as_uint(instr->arr.index);
2122 goto out;
2123 }
2124
2125 for (; path.path[idx_lvl]; ++idx_lvl) {
2126 const struct glsl_type *parent_type = path.path[idx_lvl - 1]->type;
2127 if (path.path[idx_lvl]->deref_type == nir_deref_type_struct) {
2128 unsigned index = path.path[idx_lvl]->strct.index;
2129
2130 for (unsigned i = 0; i < index; i++) {
2131 const struct glsl_type *ft = glsl_get_struct_field(parent_type, i);
2132 const_offset += glsl_count_attribute_slots(ft, vs_in);
2133 }
2134 } else if(path.path[idx_lvl]->deref_type == nir_deref_type_array) {
2135 unsigned size = glsl_count_attribute_slots(path.path[idx_lvl]->type, vs_in);
2136 if (nir_src_is_const(path.path[idx_lvl]->arr.index)) {
2137 const_offset += size *
2138 nir_src_as_uint(path.path[idx_lvl]->arr.index);
2139 } else {
2140 LLVMValueRef array_off = LLVMBuildMul(ctx->ac.builder, LLVMConstInt(ctx->ac.i32, size, 0),
2141 get_src(ctx, path.path[idx_lvl]->arr.index), "");
2142 if (offset)
2143 offset = LLVMBuildAdd(ctx->ac.builder, offset, array_off, "");
2144 else
2145 offset = array_off;
2146 }
2147 } else
2148 unreachable("Uhandled deref type in get_deref_instr_offset");
2149 }
2150
2151 out:
2152 nir_deref_path_finish(&path);
2153
2154 if (const_offset && offset)
2155 offset = LLVMBuildAdd(ctx->ac.builder, offset,
2156 LLVMConstInt(ctx->ac.i32, const_offset, 0),
2157 "");
2158
2159 *const_out = const_offset;
2160 *indir_out = offset;
2161 }
2162
2163 static LLVMValueRef load_tess_varyings(struct ac_nir_context *ctx,
2164 nir_intrinsic_instr *instr,
2165 bool load_inputs)
2166 {
2167 LLVMValueRef result;
2168 LLVMValueRef vertex_index = NULL;
2169 LLVMValueRef indir_index = NULL;
2170 unsigned const_index = 0;
2171
2172 nir_variable *var = nir_deref_instr_get_variable(nir_instr_as_deref(instr->src[0].ssa->parent_instr));
2173
2174 unsigned location = var->data.location;
2175 unsigned driver_location = var->data.driver_location;
2176 const bool is_patch = var->data.patch ||
2177 var->data.location == VARYING_SLOT_TESS_LEVEL_INNER ||
2178 var->data.location == VARYING_SLOT_TESS_LEVEL_OUTER;
2179 const bool is_compact = var->data.compact;
2180
2181 get_deref_offset(ctx, nir_instr_as_deref(instr->src[0].ssa->parent_instr),
2182 false, NULL, is_patch ? NULL : &vertex_index,
2183 &const_index, &indir_index);
2184
2185 LLVMTypeRef dest_type = get_def_type(ctx, &instr->dest.ssa);
2186
2187 LLVMTypeRef src_component_type;
2188 if (LLVMGetTypeKind(dest_type) == LLVMVectorTypeKind)
2189 src_component_type = LLVMGetElementType(dest_type);
2190 else
2191 src_component_type = dest_type;
2192
2193 result = ctx->abi->load_tess_varyings(ctx->abi, src_component_type,
2194 vertex_index, indir_index,
2195 const_index, location, driver_location,
2196 var->data.location_frac,
2197 instr->num_components,
2198 is_patch, is_compact, load_inputs);
2199 if (instr->dest.ssa.bit_size == 16) {
2200 result = ac_to_integer(&ctx->ac, result);
2201 result = LLVMBuildTrunc(ctx->ac.builder, result, dest_type, "");
2202 }
2203 return LLVMBuildBitCast(ctx->ac.builder, result, dest_type, "");
2204 }
2205
2206 static unsigned
2207 type_scalar_size_bytes(const struct glsl_type *type)
2208 {
2209 assert(glsl_type_is_vector_or_scalar(type) ||
2210 glsl_type_is_matrix(type));
2211 return glsl_type_is_boolean(type) ? 4 : glsl_get_bit_size(type) / 8;
2212 }
2213
2214 static LLVMValueRef visit_load_var(struct ac_nir_context *ctx,
2215 nir_intrinsic_instr *instr)
2216 {
2217 nir_deref_instr *deref = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2218 nir_variable *var = nir_deref_instr_get_variable(deref);
2219
2220 LLVMValueRef values[8];
2221 int idx = 0;
2222 int ve = instr->dest.ssa.num_components;
2223 unsigned comp = 0;
2224 LLVMValueRef indir_index;
2225 LLVMValueRef ret;
2226 unsigned const_index;
2227 unsigned stride = 4;
2228 int mode = deref->mode;
2229
2230 if (var) {
2231 bool vs_in = ctx->stage == MESA_SHADER_VERTEX &&
2232 var->data.mode == nir_var_shader_in;
2233 idx = var->data.driver_location;
2234 comp = var->data.location_frac;
2235 mode = var->data.mode;
2236
2237 get_deref_offset(ctx, deref, vs_in, NULL, NULL,
2238 &const_index, &indir_index);
2239
2240 if (var->data.compact) {
2241 stride = 1;
2242 const_index += comp;
2243 comp = 0;
2244 }
2245 }
2246
2247 if (instr->dest.ssa.bit_size == 64 &&
2248 (deref->mode == nir_var_shader_in ||
2249 deref->mode == nir_var_shader_out ||
2250 deref->mode == nir_var_function_temp))
2251 ve *= 2;
2252
2253 switch (mode) {
2254 case nir_var_shader_in:
2255 if (ctx->stage == MESA_SHADER_TESS_CTRL ||
2256 ctx->stage == MESA_SHADER_TESS_EVAL) {
2257 return load_tess_varyings(ctx, instr, true);
2258 }
2259
2260 if (ctx->stage == MESA_SHADER_GEOMETRY) {
2261 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.bit_size);
2262 LLVMValueRef indir_index;
2263 unsigned const_index, vertex_index;
2264 get_deref_offset(ctx, deref, false, &vertex_index, NULL,
2265 &const_index, &indir_index);
2266 assert(indir_index == NULL);
2267
2268 return ctx->abi->load_inputs(ctx->abi, var->data.location,
2269 var->data.driver_location,
2270 var->data.location_frac,
2271 instr->num_components, vertex_index, const_index, type);
2272 }
2273
2274 for (unsigned chan = comp; chan < ve + comp; chan++) {
2275 if (indir_index) {
2276 unsigned count = glsl_count_attribute_slots(
2277 var->type,
2278 ctx->stage == MESA_SHADER_VERTEX);
2279 count -= chan / 4;
2280 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2281 &ctx->ac, ctx->abi->inputs + idx + chan, count,
2282 stride, false, true);
2283
2284 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2285 tmp_vec,
2286 indir_index, "");
2287 } else
2288 values[chan] = ctx->abi->inputs[idx + chan + const_index * stride];
2289 }
2290 break;
2291 case nir_var_function_temp:
2292 for (unsigned chan = 0; chan < ve; chan++) {
2293 if (indir_index) {
2294 unsigned count = glsl_count_attribute_slots(
2295 var->type, false);
2296 count -= chan / 4;
2297 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2298 &ctx->ac, ctx->locals + idx + chan, count,
2299 stride, true, true);
2300
2301 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2302 tmp_vec,
2303 indir_index, "");
2304 } else {
2305 values[chan] = LLVMBuildLoad(ctx->ac.builder, ctx->locals[idx + chan + const_index * stride], "");
2306 }
2307 }
2308 break;
2309 case nir_var_shader_out:
2310 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
2311 return load_tess_varyings(ctx, instr, false);
2312 }
2313
2314 if (ctx->stage == MESA_SHADER_FRAGMENT &&
2315 var->data.fb_fetch_output &&
2316 ctx->abi->emit_fbfetch)
2317 return ctx->abi->emit_fbfetch(ctx->abi);
2318
2319 for (unsigned chan = comp; chan < ve + comp; chan++) {
2320 if (indir_index) {
2321 unsigned count = glsl_count_attribute_slots(
2322 var->type, false);
2323 count -= chan / 4;
2324 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2325 &ctx->ac, ctx->abi->outputs + idx + chan, count,
2326 stride, true, true);
2327
2328 values[chan] = LLVMBuildExtractElement(ctx->ac.builder,
2329 tmp_vec,
2330 indir_index, "");
2331 } else {
2332 values[chan] = LLVMBuildLoad(ctx->ac.builder,
2333 ctx->abi->outputs[idx + chan + const_index * stride],
2334 "");
2335 }
2336 }
2337 break;
2338 case nir_var_mem_global: {
2339 LLVMValueRef address = get_src(ctx, instr->src[0]);
2340 LLVMTypeRef result_type = get_def_type(ctx, &instr->dest.ssa);
2341 unsigned explicit_stride = glsl_get_explicit_stride(deref->type);
2342 unsigned natural_stride = type_scalar_size_bytes(deref->type);
2343 unsigned stride = explicit_stride ? explicit_stride : natural_stride;
2344 int elem_size_bytes = ac_get_elem_bits(&ctx->ac, result_type) / 8;
2345 bool split_loads = ctx->ac.chip_class == GFX6 &&
2346 elem_size_bytes == 1;
2347
2348 if (stride != natural_stride || split_loads) {
2349 if (LLVMGetTypeKind(result_type) == LLVMVectorTypeKind)
2350 result_type = LLVMGetElementType(result_type);
2351
2352 LLVMTypeRef ptr_type = LLVMPointerType(result_type,
2353 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2354 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2355
2356 for (unsigned i = 0; i < instr->dest.ssa.num_components; ++i) {
2357 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, i * stride / natural_stride, 0);
2358 values[i] = LLVMBuildLoad(ctx->ac.builder,
2359 ac_build_gep_ptr(&ctx->ac, address, offset), "");
2360 }
2361 return ac_build_gather_values(&ctx->ac, values, instr->dest.ssa.num_components);
2362 } else {
2363 LLVMTypeRef ptr_type = LLVMPointerType(result_type,
2364 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2365 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2366 LLVMValueRef val = LLVMBuildLoad(ctx->ac.builder, address, "");
2367 return val;
2368 }
2369 }
2370 default:
2371 unreachable("unhandle variable mode");
2372 }
2373 ret = ac_build_varying_gather_values(&ctx->ac, values, ve, comp);
2374 return LLVMBuildBitCast(ctx->ac.builder, ret, get_def_type(ctx, &instr->dest.ssa), "");
2375 }
2376
2377 static void
2378 visit_store_var(struct ac_nir_context *ctx,
2379 nir_intrinsic_instr *instr)
2380 {
2381 if (ctx->ac.postponed_kill) {
2382 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
2383 ctx->ac.postponed_kill, "");
2384 ac_build_ifcc(&ctx->ac, cond, 7002);
2385 }
2386
2387 nir_deref_instr *deref = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2388 nir_variable *var = nir_deref_instr_get_variable(deref);
2389
2390 LLVMValueRef temp_ptr, value;
2391 int idx = 0;
2392 unsigned comp = 0;
2393 LLVMValueRef src = ac_to_float(&ctx->ac, get_src(ctx, instr->src[1]));
2394 int writemask = instr->const_index[0];
2395 LLVMValueRef indir_index;
2396 unsigned const_index;
2397
2398 if (var) {
2399 get_deref_offset(ctx, deref, false,
2400 NULL, NULL, &const_index, &indir_index);
2401 idx = var->data.driver_location;
2402 comp = var->data.location_frac;
2403
2404 if (var->data.compact) {
2405 const_index += comp;
2406 comp = 0;
2407 }
2408 }
2409
2410 if (ac_get_elem_bits(&ctx->ac, LLVMTypeOf(src)) == 64 &&
2411 (deref->mode == nir_var_shader_out ||
2412 deref->mode == nir_var_function_temp)) {
2413
2414 src = LLVMBuildBitCast(ctx->ac.builder, src,
2415 LLVMVectorType(ctx->ac.f32, ac_get_llvm_num_components(src) * 2),
2416 "");
2417
2418 writemask = widen_mask(writemask, 2);
2419 }
2420
2421 writemask = writemask << comp;
2422
2423 switch (deref->mode) {
2424 case nir_var_shader_out:
2425
2426 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
2427 LLVMValueRef vertex_index = NULL;
2428 LLVMValueRef indir_index = NULL;
2429 unsigned const_index = 0;
2430 const bool is_patch = var->data.patch ||
2431 var->data.location == VARYING_SLOT_TESS_LEVEL_INNER ||
2432 var->data.location == VARYING_SLOT_TESS_LEVEL_OUTER;
2433
2434 get_deref_offset(ctx, deref, false, NULL,
2435 is_patch ? NULL : &vertex_index,
2436 &const_index, &indir_index);
2437
2438 ctx->abi->store_tcs_outputs(ctx->abi, var,
2439 vertex_index, indir_index,
2440 const_index, src, writemask);
2441 break;
2442 }
2443
2444 for (unsigned chan = 0; chan < 8; chan++) {
2445 int stride = 4;
2446 if (!(writemask & (1 << chan)))
2447 continue;
2448
2449 value = ac_llvm_extract_elem(&ctx->ac, src, chan - comp);
2450
2451 if (var->data.compact)
2452 stride = 1;
2453 if (indir_index) {
2454 unsigned count = glsl_count_attribute_slots(
2455 var->type, false);
2456 count -= chan / 4;
2457 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2458 &ctx->ac, ctx->abi->outputs + idx + chan, count,
2459 stride, true, true);
2460
2461 tmp_vec = LLVMBuildInsertElement(ctx->ac.builder, tmp_vec,
2462 value, indir_index, "");
2463 build_store_values_extended(&ctx->ac, ctx->abi->outputs + idx + chan,
2464 count, stride, tmp_vec);
2465
2466 } else {
2467 temp_ptr = ctx->abi->outputs[idx + chan + const_index * stride];
2468
2469 LLVMBuildStore(ctx->ac.builder, value, temp_ptr);
2470 }
2471 }
2472 break;
2473 case nir_var_function_temp:
2474 for (unsigned chan = 0; chan < 8; chan++) {
2475 if (!(writemask & (1 << chan)))
2476 continue;
2477
2478 value = ac_llvm_extract_elem(&ctx->ac, src, chan);
2479 if (indir_index) {
2480 unsigned count = glsl_count_attribute_slots(
2481 var->type, false);
2482 count -= chan / 4;
2483 LLVMValueRef tmp_vec = ac_build_gather_values_extended(
2484 &ctx->ac, ctx->locals + idx + chan, count,
2485 4, true, true);
2486
2487 tmp_vec = LLVMBuildInsertElement(ctx->ac.builder, tmp_vec,
2488 value, indir_index, "");
2489 build_store_values_extended(&ctx->ac, ctx->locals + idx + chan,
2490 count, 4, tmp_vec);
2491 } else {
2492 temp_ptr = ctx->locals[idx + chan + const_index * 4];
2493
2494 LLVMBuildStore(ctx->ac.builder, value, temp_ptr);
2495 }
2496 }
2497 break;
2498
2499 case nir_var_mem_global: {
2500 int writemask = instr->const_index[0];
2501 LLVMValueRef address = get_src(ctx, instr->src[0]);
2502 LLVMValueRef val = get_src(ctx, instr->src[1]);
2503
2504 unsigned explicit_stride = glsl_get_explicit_stride(deref->type);
2505 unsigned natural_stride = type_scalar_size_bytes(deref->type);
2506 unsigned stride = explicit_stride ? explicit_stride : natural_stride;
2507 int elem_size_bytes = ac_get_elem_bits(&ctx->ac, LLVMTypeOf(val)) / 8;
2508 bool split_stores = ctx->ac.chip_class == GFX6 &&
2509 elem_size_bytes == 1;
2510
2511 LLVMTypeRef ptr_type = LLVMPointerType(LLVMTypeOf(val),
2512 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2513 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2514
2515 if (writemask == (1u << ac_get_llvm_num_components(val)) - 1 &&
2516 stride == natural_stride && !split_stores) {
2517 LLVMTypeRef ptr_type = LLVMPointerType(LLVMTypeOf(val),
2518 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2519 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2520
2521 val = LLVMBuildBitCast(ctx->ac.builder, val,
2522 LLVMGetElementType(LLVMTypeOf(address)), "");
2523 LLVMBuildStore(ctx->ac.builder, val, address);
2524 } else {
2525 LLVMTypeRef val_type = LLVMTypeOf(val);
2526 if (LLVMGetTypeKind(LLVMTypeOf(val)) == LLVMVectorTypeKind)
2527 val_type = LLVMGetElementType(val_type);
2528
2529 LLVMTypeRef ptr_type = LLVMPointerType(val_type,
2530 LLVMGetPointerAddressSpace(LLVMTypeOf(address)));
2531 address = LLVMBuildBitCast(ctx->ac.builder, address, ptr_type , "");
2532 for (unsigned chan = 0; chan < 4; chan++) {
2533 if (!(writemask & (1 << chan)))
2534 continue;
2535
2536 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, chan * stride / natural_stride, 0);
2537
2538 LLVMValueRef ptr = ac_build_gep_ptr(&ctx->ac, address, offset);
2539 LLVMValueRef src = ac_llvm_extract_elem(&ctx->ac, val,
2540 chan);
2541 src = LLVMBuildBitCast(ctx->ac.builder, src,
2542 LLVMGetElementType(LLVMTypeOf(ptr)), "");
2543 LLVMBuildStore(ctx->ac.builder, src, ptr);
2544 }
2545 }
2546 break;
2547 }
2548 default:
2549 abort();
2550 break;
2551 }
2552
2553 if (ctx->ac.postponed_kill)
2554 ac_build_endif(&ctx->ac, 7002);
2555 }
2556
2557 static int image_type_to_components_count(enum glsl_sampler_dim dim, bool array)
2558 {
2559 switch (dim) {
2560 case GLSL_SAMPLER_DIM_BUF:
2561 return 1;
2562 case GLSL_SAMPLER_DIM_1D:
2563 return array ? 2 : 1;
2564 case GLSL_SAMPLER_DIM_2D:
2565 return array ? 3 : 2;
2566 case GLSL_SAMPLER_DIM_MS:
2567 return array ? 4 : 3;
2568 case GLSL_SAMPLER_DIM_3D:
2569 case GLSL_SAMPLER_DIM_CUBE:
2570 return 3;
2571 case GLSL_SAMPLER_DIM_RECT:
2572 case GLSL_SAMPLER_DIM_SUBPASS:
2573 return 2;
2574 case GLSL_SAMPLER_DIM_SUBPASS_MS:
2575 return 3;
2576 default:
2577 break;
2578 }
2579 return 0;
2580 }
2581
2582 static LLVMValueRef adjust_sample_index_using_fmask(struct ac_llvm_context *ctx,
2583 LLVMValueRef coord_x, LLVMValueRef coord_y,
2584 LLVMValueRef coord_z,
2585 LLVMValueRef sample_index,
2586 LLVMValueRef fmask_desc_ptr)
2587 {
2588 unsigned sample_chan = coord_z ? 3 : 2;
2589 LLVMValueRef addr[4] = {coord_x, coord_y, coord_z};
2590 addr[sample_chan] = sample_index;
2591
2592 ac_apply_fmask_to_sample(ctx, fmask_desc_ptr, addr, coord_z != NULL);
2593 return addr[sample_chan];
2594 }
2595
2596 static nir_deref_instr *get_image_deref(const nir_intrinsic_instr *instr)
2597 {
2598 assert(instr->src[0].is_ssa);
2599 return nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2600 }
2601
2602 static LLVMValueRef get_image_descriptor(struct ac_nir_context *ctx,
2603 const nir_intrinsic_instr *instr,
2604 LLVMValueRef dynamic_index,
2605 enum ac_descriptor_type desc_type,
2606 bool write)
2607 {
2608 nir_deref_instr *deref_instr =
2609 instr->src[0].ssa->parent_instr->type == nir_instr_type_deref ?
2610 nir_instr_as_deref(instr->src[0].ssa->parent_instr) : NULL;
2611
2612 return get_sampler_desc(ctx, deref_instr, desc_type, &instr->instr, dynamic_index, true, write);
2613 }
2614
2615 static void get_image_coords(struct ac_nir_context *ctx,
2616 const nir_intrinsic_instr *instr,
2617 LLVMValueRef dynamic_desc_index,
2618 struct ac_image_args *args,
2619 enum glsl_sampler_dim dim,
2620 bool is_array)
2621 {
2622 LLVMValueRef src0 = get_src(ctx, instr->src[1]);
2623 LLVMValueRef masks[] = {
2624 LLVMConstInt(ctx->ac.i32, 0, false), LLVMConstInt(ctx->ac.i32, 1, false),
2625 LLVMConstInt(ctx->ac.i32, 2, false), LLVMConstInt(ctx->ac.i32, 3, false),
2626 };
2627 LLVMValueRef sample_index = ac_llvm_extract_elem(&ctx->ac, get_src(ctx, instr->src[2]), 0);
2628
2629 int count;
2630 ASSERTED bool add_frag_pos = (dim == GLSL_SAMPLER_DIM_SUBPASS ||
2631 dim == GLSL_SAMPLER_DIM_SUBPASS_MS);
2632 bool is_ms = (dim == GLSL_SAMPLER_DIM_MS ||
2633 dim == GLSL_SAMPLER_DIM_SUBPASS_MS);
2634 bool gfx9_1d = ctx->ac.chip_class == GFX9 && dim == GLSL_SAMPLER_DIM_1D;
2635 assert(!add_frag_pos && "Input attachments should be lowered by this point.");
2636 count = image_type_to_components_count(dim, is_array);
2637
2638 if (is_ms && (instr->intrinsic == nir_intrinsic_image_deref_load ||
2639 instr->intrinsic == nir_intrinsic_bindless_image_load)) {
2640 LLVMValueRef fmask_load_address[3];
2641
2642 fmask_load_address[0] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[0], "");
2643 fmask_load_address[1] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[1], "");
2644 if (is_array)
2645 fmask_load_address[2] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[2], "");
2646 else
2647 fmask_load_address[2] = NULL;
2648
2649 sample_index = adjust_sample_index_using_fmask(&ctx->ac,
2650 fmask_load_address[0],
2651 fmask_load_address[1],
2652 fmask_load_address[2],
2653 sample_index,
2654 get_sampler_desc(ctx, nir_instr_as_deref(instr->src[0].ssa->parent_instr),
2655 AC_DESC_FMASK, &instr->instr, dynamic_desc_index, true, false));
2656 }
2657 if (count == 1 && !gfx9_1d) {
2658 if (instr->src[1].ssa->num_components)
2659 args->coords[0] = LLVMBuildExtractElement(ctx->ac.builder, src0, masks[0], "");
2660 else
2661 args->coords[0] = src0;
2662 } else {
2663 int chan;
2664 if (is_ms)
2665 count--;
2666 for (chan = 0; chan < count; ++chan) {
2667 args->coords[chan] = ac_llvm_extract_elem(&ctx->ac, src0, chan);
2668 }
2669
2670 if (gfx9_1d) {
2671 if (is_array) {
2672 args->coords[2] = args->coords[1];
2673 args->coords[1] = ctx->ac.i32_0;
2674 } else
2675 args->coords[1] = ctx->ac.i32_0;
2676 count++;
2677 }
2678 if (ctx->ac.chip_class == GFX9 &&
2679 dim == GLSL_SAMPLER_DIM_2D &&
2680 !is_array) {
2681 /* The hw can't bind a slice of a 3D image as a 2D
2682 * image, because it ignores BASE_ARRAY if the target
2683 * is 3D. The workaround is to read BASE_ARRAY and set
2684 * it as the 3rd address operand for all 2D images.
2685 */
2686 LLVMValueRef first_layer, const5, mask;
2687
2688 const5 = LLVMConstInt(ctx->ac.i32, 5, 0);
2689 mask = LLVMConstInt(ctx->ac.i32, S_008F24_BASE_ARRAY(~0), 0);
2690 first_layer = LLVMBuildExtractElement(ctx->ac.builder, args->resource, const5, "");
2691 first_layer = LLVMBuildAnd(ctx->ac.builder, first_layer, mask, "");
2692
2693 args->coords[count] = first_layer;
2694 count++;
2695 }
2696
2697
2698 if (is_ms) {
2699 args->coords[count] = sample_index;
2700 count++;
2701 }
2702 }
2703 }
2704
2705 static LLVMValueRef get_image_buffer_descriptor(struct ac_nir_context *ctx,
2706 const nir_intrinsic_instr *instr,
2707 LLVMValueRef dynamic_index,
2708 bool write, bool atomic)
2709 {
2710 LLVMValueRef rsrc = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_BUFFER, write);
2711 if (ctx->ac.chip_class == GFX9 && LLVM_VERSION_MAJOR < 9 && atomic) {
2712 LLVMValueRef elem_count = LLVMBuildExtractElement(ctx->ac.builder, rsrc, LLVMConstInt(ctx->ac.i32, 2, 0), "");
2713 LLVMValueRef stride = LLVMBuildExtractElement(ctx->ac.builder, rsrc, LLVMConstInt(ctx->ac.i32, 1, 0), "");
2714 stride = LLVMBuildLShr(ctx->ac.builder, stride, LLVMConstInt(ctx->ac.i32, 16, 0), "");
2715
2716 LLVMValueRef new_elem_count = LLVMBuildSelect(ctx->ac.builder,
2717 LLVMBuildICmp(ctx->ac.builder, LLVMIntUGT, elem_count, stride, ""),
2718 elem_count, stride, "");
2719
2720 rsrc = LLVMBuildInsertElement(ctx->ac.builder, rsrc, new_elem_count,
2721 LLVMConstInt(ctx->ac.i32, 2, 0), "");
2722 }
2723 return rsrc;
2724 }
2725
2726 static LLVMValueRef enter_waterfall_image(struct ac_nir_context *ctx,
2727 struct waterfall_context *wctx,
2728 const nir_intrinsic_instr *instr)
2729 {
2730 nir_deref_instr *deref_instr = NULL;
2731
2732 if (instr->src[0].ssa->parent_instr->type == nir_instr_type_deref)
2733 deref_instr = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
2734
2735 LLVMValueRef value = get_sampler_desc_index(ctx, deref_instr, &instr->instr, true);
2736 return enter_waterfall(ctx, wctx, value, nir_intrinsic_access(instr) & ACCESS_NON_UNIFORM);
2737 }
2738
2739 static LLVMValueRef visit_image_load(struct ac_nir_context *ctx,
2740 const nir_intrinsic_instr *instr,
2741 bool bindless)
2742 {
2743 LLVMValueRef res;
2744
2745 enum glsl_sampler_dim dim;
2746 enum gl_access_qualifier access;
2747 bool is_array;
2748 if (bindless) {
2749 dim = nir_intrinsic_image_dim(instr);
2750 access = nir_intrinsic_access(instr);
2751 is_array = nir_intrinsic_image_array(instr);
2752 } else {
2753 const nir_deref_instr *image_deref = get_image_deref(instr);
2754 const struct glsl_type *type = image_deref->type;
2755 const nir_variable *var = nir_deref_instr_get_variable(image_deref);
2756 dim = glsl_get_sampler_dim(type);
2757 access = var->data.access;
2758 is_array = glsl_sampler_type_is_array(type);
2759 }
2760
2761 struct waterfall_context wctx;
2762 LLVMValueRef dynamic_index = enter_waterfall_image(ctx, &wctx, instr);
2763
2764 struct ac_image_args args = {};
2765
2766 args.cache_policy = get_cache_policy(ctx, access, false, false);
2767
2768 if (dim == GLSL_SAMPLER_DIM_BUF) {
2769 unsigned mask = nir_ssa_def_components_read(&instr->dest.ssa);
2770 unsigned num_channels = util_last_bit(mask);
2771 LLVMValueRef rsrc, vindex;
2772
2773 rsrc = get_image_buffer_descriptor(ctx, instr, dynamic_index, false, false);
2774 vindex = LLVMBuildExtractElement(ctx->ac.builder, get_src(ctx, instr->src[1]),
2775 ctx->ac.i32_0, "");
2776
2777 bool can_speculate = access & ACCESS_CAN_REORDER;
2778 res = ac_build_buffer_load_format(&ctx->ac, rsrc, vindex,
2779 ctx->ac.i32_0, num_channels,
2780 args.cache_policy,
2781 can_speculate);
2782 res = ac_build_expand_to_vec4(&ctx->ac, res, num_channels);
2783
2784 res = ac_trim_vector(&ctx->ac, res, instr->dest.ssa.num_components);
2785 res = ac_to_integer(&ctx->ac, res);
2786 } else {
2787 bool level_zero = nir_src_is_const(instr->src[3]) && nir_src_as_uint(instr->src[3]) == 0;
2788
2789 args.opcode = level_zero ? ac_image_load : ac_image_load_mip;
2790 args.resource = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_IMAGE, false);
2791 get_image_coords(ctx, instr, dynamic_index, &args, dim, is_array);
2792 args.dim = ac_get_image_dim(ctx->ac.chip_class, dim, is_array);
2793 if (!level_zero)
2794 args.lod = get_src(ctx, instr->src[3]);
2795 args.dmask = 15;
2796 args.attributes = AC_FUNC_ATTR_READONLY;
2797
2798 res = ac_build_image_opcode(&ctx->ac, &args);
2799 }
2800 return exit_waterfall(ctx, &wctx, res);
2801 }
2802
2803 static void visit_image_store(struct ac_nir_context *ctx,
2804 const nir_intrinsic_instr *instr,
2805 bool bindless)
2806 {
2807 if (ctx->ac.postponed_kill) {
2808 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
2809 ctx->ac.postponed_kill, "");
2810 ac_build_ifcc(&ctx->ac, cond, 7003);
2811 }
2812
2813 enum glsl_sampler_dim dim;
2814 enum gl_access_qualifier access;
2815 bool is_array;
2816
2817 if (bindless) {
2818 dim = nir_intrinsic_image_dim(instr);
2819 access = nir_intrinsic_access(instr);
2820 is_array = nir_intrinsic_image_array(instr);
2821 } else {
2822 const nir_deref_instr *image_deref = get_image_deref(instr);
2823 const struct glsl_type *type = image_deref->type;
2824 const nir_variable *var = nir_deref_instr_get_variable(image_deref);
2825 dim = glsl_get_sampler_dim(type);
2826 access = var->data.access;
2827 is_array = glsl_sampler_type_is_array(type);
2828 }
2829
2830 struct waterfall_context wctx;
2831 LLVMValueRef dynamic_index = enter_waterfall_image(ctx, &wctx, instr);
2832
2833 bool writeonly_memory = access & ACCESS_NON_READABLE;
2834 struct ac_image_args args = {};
2835
2836 args.cache_policy = get_cache_policy(ctx, access, true, writeonly_memory);
2837
2838 if (dim == GLSL_SAMPLER_DIM_BUF) {
2839 LLVMValueRef rsrc = get_image_buffer_descriptor(ctx, instr, dynamic_index, true, false);
2840 LLVMValueRef src = ac_to_float(&ctx->ac, get_src(ctx, instr->src[3]));
2841 unsigned src_channels = ac_get_llvm_num_components(src);
2842 LLVMValueRef vindex;
2843
2844 if (src_channels == 3)
2845 src = ac_build_expand_to_vec4(&ctx->ac, src, 3);
2846
2847 vindex = LLVMBuildExtractElement(ctx->ac.builder,
2848 get_src(ctx, instr->src[1]),
2849 ctx->ac.i32_0, "");
2850
2851 ac_build_buffer_store_format(&ctx->ac, rsrc, src, vindex,
2852 ctx->ac.i32_0, src_channels,
2853 args.cache_policy);
2854 } else {
2855 bool level_zero = nir_src_is_const(instr->src[4]) && nir_src_as_uint(instr->src[4]) == 0;
2856
2857 args.opcode = level_zero ? ac_image_store : ac_image_store_mip;
2858 args.data[0] = ac_to_float(&ctx->ac, get_src(ctx, instr->src[3]));
2859 args.resource = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_IMAGE, true);
2860 get_image_coords(ctx, instr, dynamic_index, &args, dim, is_array);
2861 args.dim = ac_get_image_dim(ctx->ac.chip_class, dim, is_array);
2862 if (!level_zero)
2863 args.lod = get_src(ctx, instr->src[4]);
2864 args.dmask = 15;
2865
2866 ac_build_image_opcode(&ctx->ac, &args);
2867 }
2868
2869 exit_waterfall(ctx, &wctx, NULL);
2870 if (ctx->ac.postponed_kill)
2871 ac_build_endif(&ctx->ac, 7003);
2872 }
2873
2874 static LLVMValueRef visit_image_atomic(struct ac_nir_context *ctx,
2875 const nir_intrinsic_instr *instr,
2876 bool bindless)
2877 {
2878 if (ctx->ac.postponed_kill) {
2879 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
2880 ctx->ac.postponed_kill, "");
2881 ac_build_ifcc(&ctx->ac, cond, 7004);
2882 }
2883
2884 LLVMValueRef params[7];
2885 int param_count = 0;
2886
2887 bool cmpswap = instr->intrinsic == nir_intrinsic_image_deref_atomic_comp_swap ||
2888 instr->intrinsic == nir_intrinsic_bindless_image_atomic_comp_swap;
2889 const char *atomic_name;
2890 char intrinsic_name[64];
2891 enum ac_atomic_op atomic_subop;
2892 ASSERTED int length;
2893
2894 enum glsl_sampler_dim dim;
2895 bool is_array;
2896 if (bindless) {
2897 if (instr->intrinsic == nir_intrinsic_bindless_image_atomic_imin ||
2898 instr->intrinsic == nir_intrinsic_bindless_image_atomic_umin ||
2899 instr->intrinsic == nir_intrinsic_bindless_image_atomic_imax ||
2900 instr->intrinsic == nir_intrinsic_bindless_image_atomic_umax) {
2901 ASSERTED const GLenum format = nir_intrinsic_format(instr);
2902 assert(format == GL_R32UI || format == GL_R32I);
2903 }
2904 dim = nir_intrinsic_image_dim(instr);
2905 is_array = nir_intrinsic_image_array(instr);
2906 } else {
2907 const struct glsl_type *type = get_image_deref(instr)->type;
2908 dim = glsl_get_sampler_dim(type);
2909 is_array = glsl_sampler_type_is_array(type);
2910 }
2911
2912 struct waterfall_context wctx;
2913 LLVMValueRef dynamic_index = enter_waterfall_image(ctx, &wctx, instr);
2914
2915 switch (instr->intrinsic) {
2916 case nir_intrinsic_bindless_image_atomic_add:
2917 case nir_intrinsic_image_deref_atomic_add:
2918 atomic_name = "add";
2919 atomic_subop = ac_atomic_add;
2920 break;
2921 case nir_intrinsic_bindless_image_atomic_imin:
2922 case nir_intrinsic_image_deref_atomic_imin:
2923 atomic_name = "smin";
2924 atomic_subop = ac_atomic_smin;
2925 break;
2926 case nir_intrinsic_bindless_image_atomic_umin:
2927 case nir_intrinsic_image_deref_atomic_umin:
2928 atomic_name = "umin";
2929 atomic_subop = ac_atomic_umin;
2930 break;
2931 case nir_intrinsic_bindless_image_atomic_imax:
2932 case nir_intrinsic_image_deref_atomic_imax:
2933 atomic_name = "smax";
2934 atomic_subop = ac_atomic_smax;
2935 break;
2936 case nir_intrinsic_bindless_image_atomic_umax:
2937 case nir_intrinsic_image_deref_atomic_umax:
2938 atomic_name = "umax";
2939 atomic_subop = ac_atomic_umax;
2940 break;
2941 case nir_intrinsic_bindless_image_atomic_and:
2942 case nir_intrinsic_image_deref_atomic_and:
2943 atomic_name = "and";
2944 atomic_subop = ac_atomic_and;
2945 break;
2946 case nir_intrinsic_bindless_image_atomic_or:
2947 case nir_intrinsic_image_deref_atomic_or:
2948 atomic_name = "or";
2949 atomic_subop = ac_atomic_or;
2950 break;
2951 case nir_intrinsic_bindless_image_atomic_xor:
2952 case nir_intrinsic_image_deref_atomic_xor:
2953 atomic_name = "xor";
2954 atomic_subop = ac_atomic_xor;
2955 break;
2956 case nir_intrinsic_bindless_image_atomic_exchange:
2957 case nir_intrinsic_image_deref_atomic_exchange:
2958 atomic_name = "swap";
2959 atomic_subop = ac_atomic_swap;
2960 break;
2961 case nir_intrinsic_bindless_image_atomic_comp_swap:
2962 case nir_intrinsic_image_deref_atomic_comp_swap:
2963 atomic_name = "cmpswap";
2964 atomic_subop = 0; /* not used */
2965 break;
2966 case nir_intrinsic_bindless_image_atomic_inc_wrap:
2967 case nir_intrinsic_image_deref_atomic_inc_wrap: {
2968 atomic_name = "inc";
2969 atomic_subop = ac_atomic_inc_wrap;
2970 /* ATOMIC_INC instruction does:
2971 * value = (value + 1) % (data + 1)
2972 * but we want:
2973 * value = (value + 1) % data
2974 * So replace 'data' by 'data - 1'.
2975 */
2976 ctx->ssa_defs[instr->src[3].ssa->index] =
2977 LLVMBuildSub(ctx->ac.builder,
2978 ctx->ssa_defs[instr->src[3].ssa->index],
2979 ctx->ac.i32_1, "");
2980 break;
2981 }
2982 case nir_intrinsic_bindless_image_atomic_dec_wrap:
2983 case nir_intrinsic_image_deref_atomic_dec_wrap:
2984 atomic_name = "dec";
2985 atomic_subop = ac_atomic_dec_wrap;
2986 break;
2987 default:
2988 abort();
2989 }
2990
2991 if (cmpswap)
2992 params[param_count++] = get_src(ctx, instr->src[4]);
2993 params[param_count++] = get_src(ctx, instr->src[3]);
2994
2995 LLVMValueRef result;
2996 if (dim == GLSL_SAMPLER_DIM_BUF) {
2997 params[param_count++] = get_image_buffer_descriptor(ctx, instr, dynamic_index, true, true);
2998 params[param_count++] = LLVMBuildExtractElement(ctx->ac.builder, get_src(ctx, instr->src[1]),
2999 ctx->ac.i32_0, ""); /* vindex */
3000 params[param_count++] = ctx->ac.i32_0; /* voffset */
3001 if (LLVM_VERSION_MAJOR >= 9) {
3002 /* XXX: The new raw/struct atomic intrinsics are buggy
3003 * with LLVM 8, see r358579.
3004 */
3005 params[param_count++] = ctx->ac.i32_0; /* soffset */
3006 params[param_count++] = ctx->ac.i32_0; /* slc */
3007
3008 length = snprintf(intrinsic_name, sizeof(intrinsic_name),
3009 "llvm.amdgcn.struct.buffer.atomic.%s.i32", atomic_name);
3010 } else {
3011 params[param_count++] = ctx->ac.i1false; /* slc */
3012
3013 length = snprintf(intrinsic_name, sizeof(intrinsic_name),
3014 "llvm.amdgcn.buffer.atomic.%s", atomic_name);
3015 }
3016
3017 assert(length < sizeof(intrinsic_name));
3018 result = ac_build_intrinsic(&ctx->ac, intrinsic_name, ctx->ac.i32,
3019 params, param_count, 0);
3020 } else {
3021 struct ac_image_args args = {};
3022 args.opcode = cmpswap ? ac_image_atomic_cmpswap : ac_image_atomic;
3023 args.atomic = atomic_subop;
3024 args.data[0] = params[0];
3025 if (cmpswap)
3026 args.data[1] = params[1];
3027 args.resource = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_IMAGE, true);
3028 get_image_coords(ctx, instr, dynamic_index, &args, dim, is_array);
3029 args.dim = ac_get_image_dim(ctx->ac.chip_class, dim, is_array);
3030
3031 result = ac_build_image_opcode(&ctx->ac, &args);
3032 }
3033
3034 result = exit_waterfall(ctx, &wctx, result);
3035 if (ctx->ac.postponed_kill)
3036 ac_build_endif(&ctx->ac, 7004);
3037 return result;
3038 }
3039
3040 static LLVMValueRef visit_image_samples(struct ac_nir_context *ctx,
3041 nir_intrinsic_instr *instr)
3042 {
3043 struct waterfall_context wctx;
3044 LLVMValueRef dynamic_index = enter_waterfall_image(ctx, &wctx, instr);
3045 LLVMValueRef rsrc = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_IMAGE, false);
3046
3047 LLVMValueRef ret = ac_build_image_get_sample_count(&ctx->ac, rsrc);
3048
3049 return exit_waterfall(ctx, &wctx, ret);
3050 }
3051
3052 static LLVMValueRef visit_image_size(struct ac_nir_context *ctx,
3053 const nir_intrinsic_instr *instr,
3054 bool bindless)
3055 {
3056 LLVMValueRef res;
3057
3058 enum glsl_sampler_dim dim;
3059 bool is_array;
3060 if (bindless) {
3061 dim = nir_intrinsic_image_dim(instr);
3062 is_array = nir_intrinsic_image_array(instr);
3063 } else {
3064 const struct glsl_type *type = get_image_deref(instr)->type;
3065 dim = glsl_get_sampler_dim(type);
3066 is_array = glsl_sampler_type_is_array(type);
3067 }
3068
3069 struct waterfall_context wctx;
3070 LLVMValueRef dynamic_index = enter_waterfall_image(ctx, &wctx, instr);
3071
3072 if (dim == GLSL_SAMPLER_DIM_BUF) {
3073 res = get_buffer_size(ctx, get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_BUFFER, false), true);
3074 } else {
3075
3076 struct ac_image_args args = { 0 };
3077
3078 args.dim = ac_get_image_dim(ctx->ac.chip_class, dim, is_array);
3079 args.dmask = 0xf;
3080 args.resource = get_image_descriptor(ctx, instr, dynamic_index, AC_DESC_IMAGE, false);
3081 args.opcode = ac_image_get_resinfo;
3082 args.lod = ctx->ac.i32_0;
3083 args.attributes = AC_FUNC_ATTR_READNONE;
3084
3085 res = ac_build_image_opcode(&ctx->ac, &args);
3086
3087 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
3088
3089 if (dim == GLSL_SAMPLER_DIM_CUBE && is_array) {
3090 LLVMValueRef six = LLVMConstInt(ctx->ac.i32, 6, false);
3091 LLVMValueRef z = LLVMBuildExtractElement(ctx->ac.builder, res, two, "");
3092 z = LLVMBuildSDiv(ctx->ac.builder, z, six, "");
3093 res = LLVMBuildInsertElement(ctx->ac.builder, res, z, two, "");
3094 }
3095
3096 if (ctx->ac.chip_class == GFX9 && dim == GLSL_SAMPLER_DIM_1D && is_array) {
3097 LLVMValueRef layers = LLVMBuildExtractElement(ctx->ac.builder, res, two, "");
3098 res = LLVMBuildInsertElement(ctx->ac.builder, res, layers,
3099 ctx->ac.i32_1, "");
3100 }
3101 }
3102 return exit_waterfall(ctx, &wctx, res);
3103 }
3104
3105 static void emit_membar(struct ac_llvm_context *ac,
3106 const nir_intrinsic_instr *instr)
3107 {
3108 unsigned wait_flags = 0;
3109
3110 switch (instr->intrinsic) {
3111 case nir_intrinsic_memory_barrier:
3112 case nir_intrinsic_group_memory_barrier:
3113 wait_flags = AC_WAIT_LGKM | AC_WAIT_VLOAD | AC_WAIT_VSTORE;
3114 break;
3115 case nir_intrinsic_memory_barrier_buffer:
3116 case nir_intrinsic_memory_barrier_image:
3117 wait_flags = AC_WAIT_VLOAD | AC_WAIT_VSTORE;
3118 break;
3119 case nir_intrinsic_memory_barrier_shared:
3120 wait_flags = AC_WAIT_LGKM;
3121 break;
3122 default:
3123 break;
3124 }
3125
3126 ac_build_waitcnt(ac, wait_flags);
3127 }
3128
3129 void ac_emit_barrier(struct ac_llvm_context *ac, gl_shader_stage stage)
3130 {
3131 /* GFX6 only (thanks to a hw bug workaround):
3132 * The real barrier instruction isn’t needed, because an entire patch
3133 * always fits into a single wave.
3134 */
3135 if (ac->chip_class == GFX6 && stage == MESA_SHADER_TESS_CTRL) {
3136 ac_build_waitcnt(ac, AC_WAIT_LGKM | AC_WAIT_VLOAD | AC_WAIT_VSTORE);
3137 return;
3138 }
3139 ac_build_s_barrier(ac);
3140 }
3141
3142 static void emit_discard(struct ac_nir_context *ctx,
3143 const nir_intrinsic_instr *instr)
3144 {
3145 LLVMValueRef cond;
3146
3147 if (instr->intrinsic == nir_intrinsic_discard_if) {
3148 cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ,
3149 get_src(ctx, instr->src[0]),
3150 ctx->ac.i32_0, "");
3151 } else {
3152 assert(instr->intrinsic == nir_intrinsic_discard);
3153 cond = ctx->ac.i1false;
3154 }
3155
3156 ac_build_kill_if_false(&ctx->ac, cond);
3157 }
3158
3159 static void emit_demote(struct ac_nir_context *ctx,
3160 const nir_intrinsic_instr *instr)
3161 {
3162 LLVMValueRef cond;
3163
3164 if (instr->intrinsic == nir_intrinsic_demote_if) {
3165 cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ,
3166 get_src(ctx, instr->src[0]),
3167 ctx->ac.i32_0, "");
3168 } else {
3169 assert(instr->intrinsic == nir_intrinsic_demote);
3170 cond = ctx->ac.i1false;
3171 }
3172
3173 /* Kill immediately while maintaining WQM. */
3174 ac_build_kill_if_false(&ctx->ac, ac_build_wqm_vote(&ctx->ac, cond));
3175
3176 LLVMValueRef mask = LLVMBuildLoad(ctx->ac.builder, ctx->ac.postponed_kill, "");
3177 mask = LLVMBuildAnd(ctx->ac.builder, mask, cond, "");
3178 LLVMBuildStore(ctx->ac.builder, mask, ctx->ac.postponed_kill);
3179 return;
3180 }
3181
3182 static LLVMValueRef
3183 visit_load_local_invocation_index(struct ac_nir_context *ctx)
3184 {
3185 LLVMValueRef result;
3186 LLVMValueRef thread_id = ac_get_thread_id(&ctx->ac);
3187 result = LLVMBuildAnd(ctx->ac.builder,
3188 ac_get_arg(&ctx->ac, ctx->args->tg_size),
3189 LLVMConstInt(ctx->ac.i32, 0xfc0, false), "");
3190
3191 if (ctx->ac.wave_size == 32)
3192 result = LLVMBuildLShr(ctx->ac.builder, result,
3193 LLVMConstInt(ctx->ac.i32, 1, false), "");
3194
3195 return LLVMBuildAdd(ctx->ac.builder, result, thread_id, "");
3196 }
3197
3198 static LLVMValueRef
3199 visit_load_subgroup_id(struct ac_nir_context *ctx)
3200 {
3201 if (ctx->stage == MESA_SHADER_COMPUTE) {
3202 LLVMValueRef result;
3203 result = LLVMBuildAnd(ctx->ac.builder,
3204 ac_get_arg(&ctx->ac, ctx->args->tg_size),
3205 LLVMConstInt(ctx->ac.i32, 0xfc0, false), "");
3206 return LLVMBuildLShr(ctx->ac.builder, result, LLVMConstInt(ctx->ac.i32, 6, false), "");
3207 } else {
3208 return LLVMConstInt(ctx->ac.i32, 0, false);
3209 }
3210 }
3211
3212 static LLVMValueRef
3213 visit_load_num_subgroups(struct ac_nir_context *ctx)
3214 {
3215 if (ctx->stage == MESA_SHADER_COMPUTE) {
3216 return LLVMBuildAnd(ctx->ac.builder,
3217 ac_get_arg(&ctx->ac, ctx->args->tg_size),
3218 LLVMConstInt(ctx->ac.i32, 0x3f, false), "");
3219 } else {
3220 return LLVMConstInt(ctx->ac.i32, 1, false);
3221 }
3222 }
3223
3224 static LLVMValueRef
3225 visit_first_invocation(struct ac_nir_context *ctx)
3226 {
3227 LLVMValueRef active_set = ac_build_ballot(&ctx->ac, ctx->ac.i32_1);
3228 const char *intr = ctx->ac.wave_size == 32 ? "llvm.cttz.i32" : "llvm.cttz.i64";
3229
3230 /* The second argument is whether cttz(0) should be defined, but we do not care. */
3231 LLVMValueRef args[] = {active_set, ctx->ac.i1false};
3232 LLVMValueRef result = ac_build_intrinsic(&ctx->ac, intr,
3233 ctx->ac.iN_wavemask, args, 2,
3234 AC_FUNC_ATTR_NOUNWIND |
3235 AC_FUNC_ATTR_READNONE);
3236
3237 return LLVMBuildTrunc(ctx->ac.builder, result, ctx->ac.i32, "");
3238 }
3239
3240 static LLVMValueRef
3241 visit_load_shared(struct ac_nir_context *ctx,
3242 const nir_intrinsic_instr *instr)
3243 {
3244 LLVMValueRef values[4], derived_ptr, index, ret;
3245
3246 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[0],
3247 instr->dest.ssa.bit_size);
3248
3249 for (int chan = 0; chan < instr->num_components; chan++) {
3250 index = LLVMConstInt(ctx->ac.i32, chan, 0);
3251 derived_ptr = LLVMBuildGEP(ctx->ac.builder, ptr, &index, 1, "");
3252 values[chan] = LLVMBuildLoad(ctx->ac.builder, derived_ptr, "");
3253 }
3254
3255 ret = ac_build_gather_values(&ctx->ac, values, instr->num_components);
3256 return LLVMBuildBitCast(ctx->ac.builder, ret, get_def_type(ctx, &instr->dest.ssa), "");
3257 }
3258
3259 static void
3260 visit_store_shared(struct ac_nir_context *ctx,
3261 const nir_intrinsic_instr *instr)
3262 {
3263 LLVMValueRef derived_ptr, data,index;
3264 LLVMBuilderRef builder = ctx->ac.builder;
3265
3266 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[1],
3267 instr->src[0].ssa->bit_size);
3268 LLVMValueRef src = get_src(ctx, instr->src[0]);
3269
3270 int writemask = nir_intrinsic_write_mask(instr);
3271 for (int chan = 0; chan < 4; chan++) {
3272 if (!(writemask & (1 << chan))) {
3273 continue;
3274 }
3275 data = ac_llvm_extract_elem(&ctx->ac, src, chan);
3276 index = LLVMConstInt(ctx->ac.i32, chan, 0);
3277 derived_ptr = LLVMBuildGEP(builder, ptr, &index, 1, "");
3278 LLVMBuildStore(builder, data, derived_ptr);
3279 }
3280 }
3281
3282 static LLVMValueRef visit_var_atomic(struct ac_nir_context *ctx,
3283 const nir_intrinsic_instr *instr,
3284 LLVMValueRef ptr, int src_idx)
3285 {
3286 if (ctx->ac.postponed_kill) {
3287 LLVMValueRef cond = LLVMBuildLoad(ctx->ac.builder,
3288 ctx->ac.postponed_kill, "");
3289 ac_build_ifcc(&ctx->ac, cond, 7005);
3290 }
3291
3292 LLVMValueRef result;
3293 LLVMValueRef src = get_src(ctx, instr->src[src_idx]);
3294
3295 const char *sync_scope = LLVM_VERSION_MAJOR >= 9 ? "workgroup-one-as" : "workgroup";
3296
3297 if (instr->src[0].ssa->parent_instr->type == nir_instr_type_deref) {
3298 nir_deref_instr *deref = nir_instr_as_deref(instr->src[0].ssa->parent_instr);
3299 if (deref->mode == nir_var_mem_global) {
3300 /* use "singlethread" sync scope to implement relaxed ordering */
3301 sync_scope = LLVM_VERSION_MAJOR >= 9 ? "singlethread-one-as" : "singlethread";
3302
3303 LLVMTypeRef ptr_type = LLVMPointerType(LLVMTypeOf(src), LLVMGetPointerAddressSpace(LLVMTypeOf(ptr)));
3304 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr, ptr_type , "");
3305 }
3306 }
3307
3308 if (instr->intrinsic == nir_intrinsic_shared_atomic_comp_swap ||
3309 instr->intrinsic == nir_intrinsic_deref_atomic_comp_swap) {
3310 LLVMValueRef src1 = get_src(ctx, instr->src[src_idx + 1]);
3311 result = ac_build_atomic_cmp_xchg(&ctx->ac, ptr, src, src1, sync_scope);
3312 result = LLVMBuildExtractValue(ctx->ac.builder, result, 0, "");
3313 } else {
3314 LLVMAtomicRMWBinOp op;
3315 switch (instr->intrinsic) {
3316 case nir_intrinsic_shared_atomic_add:
3317 case nir_intrinsic_deref_atomic_add:
3318 op = LLVMAtomicRMWBinOpAdd;
3319 break;
3320 case nir_intrinsic_shared_atomic_umin:
3321 case nir_intrinsic_deref_atomic_umin:
3322 op = LLVMAtomicRMWBinOpUMin;
3323 break;
3324 case nir_intrinsic_shared_atomic_umax:
3325 case nir_intrinsic_deref_atomic_umax:
3326 op = LLVMAtomicRMWBinOpUMax;
3327 break;
3328 case nir_intrinsic_shared_atomic_imin:
3329 case nir_intrinsic_deref_atomic_imin:
3330 op = LLVMAtomicRMWBinOpMin;
3331 break;
3332 case nir_intrinsic_shared_atomic_imax:
3333 case nir_intrinsic_deref_atomic_imax:
3334 op = LLVMAtomicRMWBinOpMax;
3335 break;
3336 case nir_intrinsic_shared_atomic_and:
3337 case nir_intrinsic_deref_atomic_and:
3338 op = LLVMAtomicRMWBinOpAnd;
3339 break;
3340 case nir_intrinsic_shared_atomic_or:
3341 case nir_intrinsic_deref_atomic_or:
3342 op = LLVMAtomicRMWBinOpOr;
3343 break;
3344 case nir_intrinsic_shared_atomic_xor:
3345 case nir_intrinsic_deref_atomic_xor:
3346 op = LLVMAtomicRMWBinOpXor;
3347 break;
3348 case nir_intrinsic_shared_atomic_exchange:
3349 case nir_intrinsic_deref_atomic_exchange:
3350 op = LLVMAtomicRMWBinOpXchg;
3351 break;
3352 default:
3353 return NULL;
3354 }
3355
3356 result = ac_build_atomic_rmw(&ctx->ac, op, ptr, ac_to_integer(&ctx->ac, src), sync_scope);
3357 }
3358
3359 if (ctx->ac.postponed_kill)
3360 ac_build_endif(&ctx->ac, 7005);
3361 return result;
3362 }
3363
3364 static LLVMValueRef load_sample_pos(struct ac_nir_context *ctx)
3365 {
3366 LLVMValueRef values[2];
3367 LLVMValueRef pos[2];
3368
3369 pos[0] = ac_to_float(&ctx->ac,
3370 ac_get_arg(&ctx->ac, ctx->args->frag_pos[0]));
3371 pos[1] = ac_to_float(&ctx->ac,
3372 ac_get_arg(&ctx->ac, ctx->args->frag_pos[1]));
3373
3374 values[0] = ac_build_fract(&ctx->ac, pos[0], 32);
3375 values[1] = ac_build_fract(&ctx->ac, pos[1], 32);
3376 return ac_build_gather_values(&ctx->ac, values, 2);
3377 }
3378
3379 static LLVMValueRef lookup_interp_param(struct ac_nir_context *ctx,
3380 enum glsl_interp_mode interp, unsigned location)
3381 {
3382 switch (interp) {
3383 case INTERP_MODE_FLAT:
3384 default:
3385 return NULL;
3386 case INTERP_MODE_SMOOTH:
3387 case INTERP_MODE_NONE:
3388 if (location == INTERP_CENTER)
3389 return ac_get_arg(&ctx->ac, ctx->args->persp_center);
3390 else if (location == INTERP_CENTROID)
3391 return ctx->abi->persp_centroid;
3392 else if (location == INTERP_SAMPLE)
3393 return ac_get_arg(&ctx->ac, ctx->args->persp_sample);
3394 break;
3395 case INTERP_MODE_NOPERSPECTIVE:
3396 if (location == INTERP_CENTER)
3397 return ac_get_arg(&ctx->ac, ctx->args->linear_center);
3398 else if (location == INTERP_CENTROID)
3399 return ctx->abi->linear_centroid;
3400 else if (location == INTERP_SAMPLE)
3401 return ac_get_arg(&ctx->ac, ctx->args->linear_sample);
3402 break;
3403 }
3404 return NULL;
3405 }
3406
3407 static LLVMValueRef barycentric_center(struct ac_nir_context *ctx,
3408 unsigned mode)
3409 {
3410 LLVMValueRef interp_param = lookup_interp_param(ctx, mode, INTERP_CENTER);
3411 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3412 }
3413
3414 static LLVMValueRef barycentric_offset(struct ac_nir_context *ctx,
3415 unsigned mode,
3416 LLVMValueRef offset)
3417 {
3418 LLVMValueRef interp_param = lookup_interp_param(ctx, mode, INTERP_CENTER);
3419 LLVMValueRef src_c0 = ac_to_float(&ctx->ac, LLVMBuildExtractElement(ctx->ac.builder, offset, ctx->ac.i32_0, ""));
3420 LLVMValueRef src_c1 = ac_to_float(&ctx->ac, LLVMBuildExtractElement(ctx->ac.builder, offset, ctx->ac.i32_1, ""));
3421
3422 LLVMValueRef ij_out[2];
3423 LLVMValueRef ddxy_out = ac_build_ddxy_interp(&ctx->ac, interp_param);
3424
3425 /*
3426 * take the I then J parameters, and the DDX/Y for it, and
3427 * calculate the IJ inputs for the interpolator.
3428 * temp1 = ddx * offset/sample.x + I;
3429 * interp_param.I = ddy * offset/sample.y + temp1;
3430 * temp1 = ddx * offset/sample.x + J;
3431 * interp_param.J = ddy * offset/sample.y + temp1;
3432 */
3433 for (unsigned i = 0; i < 2; i++) {
3434 LLVMValueRef ix_ll = LLVMConstInt(ctx->ac.i32, i, false);
3435 LLVMValueRef iy_ll = LLVMConstInt(ctx->ac.i32, i + 2, false);
3436 LLVMValueRef ddx_el = LLVMBuildExtractElement(ctx->ac.builder,
3437 ddxy_out, ix_ll, "");
3438 LLVMValueRef ddy_el = LLVMBuildExtractElement(ctx->ac.builder,
3439 ddxy_out, iy_ll, "");
3440 LLVMValueRef interp_el = LLVMBuildExtractElement(ctx->ac.builder,
3441 interp_param, ix_ll, "");
3442 LLVMValueRef temp1, temp2;
3443
3444 interp_el = LLVMBuildBitCast(ctx->ac.builder, interp_el,
3445 ctx->ac.f32, "");
3446
3447 temp1 = ac_build_fmad(&ctx->ac, ddx_el, src_c0, interp_el);
3448 temp2 = ac_build_fmad(&ctx->ac, ddy_el, src_c1, temp1);
3449
3450 ij_out[i] = LLVMBuildBitCast(ctx->ac.builder,
3451 temp2, ctx->ac.i32, "");
3452 }
3453 interp_param = ac_build_gather_values(&ctx->ac, ij_out, 2);
3454 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3455 }
3456
3457 static LLVMValueRef barycentric_centroid(struct ac_nir_context *ctx,
3458 unsigned mode)
3459 {
3460 LLVMValueRef interp_param = lookup_interp_param(ctx, mode, INTERP_CENTROID);
3461 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3462 }
3463
3464 static LLVMValueRef barycentric_at_sample(struct ac_nir_context *ctx,
3465 unsigned mode,
3466 LLVMValueRef sample_id)
3467 {
3468 if (ctx->abi->interp_at_sample_force_center)
3469 return barycentric_center(ctx, mode);
3470
3471 LLVMValueRef halfval = LLVMConstReal(ctx->ac.f32, 0.5f);
3472
3473 /* fetch sample ID */
3474 LLVMValueRef sample_pos = ctx->abi->load_sample_position(ctx->abi, sample_id);
3475
3476 LLVMValueRef src_c0 = LLVMBuildExtractElement(ctx->ac.builder, sample_pos, ctx->ac.i32_0, "");
3477 src_c0 = LLVMBuildFSub(ctx->ac.builder, src_c0, halfval, "");
3478 LLVMValueRef src_c1 = LLVMBuildExtractElement(ctx->ac.builder, sample_pos, ctx->ac.i32_1, "");
3479 src_c1 = LLVMBuildFSub(ctx->ac.builder, src_c1, halfval, "");
3480 LLVMValueRef coords[] = { src_c0, src_c1 };
3481 LLVMValueRef offset = ac_build_gather_values(&ctx->ac, coords, 2);
3482
3483 return barycentric_offset(ctx, mode, offset);
3484 }
3485
3486
3487 static LLVMValueRef barycentric_sample(struct ac_nir_context *ctx,
3488 unsigned mode)
3489 {
3490 LLVMValueRef interp_param = lookup_interp_param(ctx, mode, INTERP_SAMPLE);
3491 return LLVMBuildBitCast(ctx->ac.builder, interp_param, ctx->ac.v2i32, "");
3492 }
3493
3494 static LLVMValueRef barycentric_model(struct ac_nir_context *ctx)
3495 {
3496 return LLVMBuildBitCast(ctx->ac.builder,
3497 ac_get_arg(&ctx->ac, ctx->args->pull_model),
3498 ctx->ac.v3i32, "");
3499 }
3500
3501 static LLVMValueRef load_interpolated_input(struct ac_nir_context *ctx,
3502 LLVMValueRef interp_param,
3503 unsigned index, unsigned comp_start,
3504 unsigned num_components,
3505 unsigned bitsize)
3506 {
3507 LLVMValueRef attr_number = LLVMConstInt(ctx->ac.i32, index, false);
3508
3509 interp_param = LLVMBuildBitCast(ctx->ac.builder,
3510 interp_param, ctx->ac.v2f32, "");
3511 LLVMValueRef i = LLVMBuildExtractElement(
3512 ctx->ac.builder, interp_param, ctx->ac.i32_0, "");
3513 LLVMValueRef j = LLVMBuildExtractElement(
3514 ctx->ac.builder, interp_param, ctx->ac.i32_1, "");
3515
3516 LLVMValueRef values[4];
3517 assert(bitsize == 16 || bitsize == 32);
3518 for (unsigned comp = 0; comp < num_components; comp++) {
3519 LLVMValueRef llvm_chan = LLVMConstInt(ctx->ac.i32, comp_start + comp, false);
3520 if (bitsize == 16) {
3521 values[comp] = ac_build_fs_interp_f16(&ctx->ac, llvm_chan, attr_number,
3522 ac_get_arg(&ctx->ac, ctx->args->prim_mask), i, j);
3523 } else {
3524 values[comp] = ac_build_fs_interp(&ctx->ac, llvm_chan, attr_number,
3525 ac_get_arg(&ctx->ac, ctx->args->prim_mask), i, j);
3526 }
3527 }
3528
3529 return ac_to_integer(&ctx->ac, ac_build_gather_values(&ctx->ac, values, num_components));
3530 }
3531
3532 static LLVMValueRef load_input(struct ac_nir_context *ctx,
3533 nir_intrinsic_instr *instr)
3534 {
3535 unsigned offset_idx = instr->intrinsic == nir_intrinsic_load_input ? 0 : 1;
3536
3537 /* We only lower inputs for fragment shaders ATM */
3538 ASSERTED nir_const_value *offset = nir_src_as_const_value(instr->src[offset_idx]);
3539 assert(offset);
3540 assert(offset[0].i32 == 0);
3541
3542 unsigned component = nir_intrinsic_component(instr);
3543 unsigned index = nir_intrinsic_base(instr);
3544 unsigned vertex_id = 2; /* P0 */
3545
3546 if (instr->intrinsic == nir_intrinsic_load_input_vertex) {
3547 nir_const_value *src0 = nir_src_as_const_value(instr->src[0]);
3548
3549 switch (src0[0].i32) {
3550 case 0:
3551 vertex_id = 2;
3552 break;
3553 case 1:
3554 vertex_id = 0;
3555 break;
3556 case 2:
3557 vertex_id = 1;
3558 break;
3559 default:
3560 unreachable("Invalid vertex index");
3561 }
3562 }
3563
3564 LLVMValueRef attr_number = LLVMConstInt(ctx->ac.i32, index, false);
3565 LLVMValueRef values[8];
3566
3567 /* Each component of a 64-bit value takes up two GL-level channels. */
3568 unsigned num_components = instr->dest.ssa.num_components;
3569 unsigned bit_size = instr->dest.ssa.bit_size;
3570 unsigned channels =
3571 bit_size == 64 ? num_components * 2 : num_components;
3572
3573 for (unsigned chan = 0; chan < channels; chan++) {
3574 if (component + chan > 4)
3575 attr_number = LLVMConstInt(ctx->ac.i32, index + 1, false);
3576 LLVMValueRef llvm_chan = LLVMConstInt(ctx->ac.i32, (component + chan) % 4, false);
3577 values[chan] = ac_build_fs_interp_mov(&ctx->ac,
3578 LLVMConstInt(ctx->ac.i32, vertex_id, false),
3579 llvm_chan,
3580 attr_number,
3581 ac_get_arg(&ctx->ac, ctx->args->prim_mask));
3582 values[chan] = LLVMBuildBitCast(ctx->ac.builder, values[chan], ctx->ac.i32, "");
3583 values[chan] = LLVMBuildTruncOrBitCast(ctx->ac.builder, values[chan],
3584 bit_size == 16 ? ctx->ac.i16 : ctx->ac.i32, "");
3585 }
3586
3587 LLVMValueRef result = ac_build_gather_values(&ctx->ac, values, channels);
3588 if (bit_size == 64) {
3589 LLVMTypeRef type = num_components == 1 ? ctx->ac.i64 :
3590 LLVMVectorType(ctx->ac.i64, num_components);
3591 result = LLVMBuildBitCast(ctx->ac.builder, result, type, "");
3592 }
3593 return result;
3594 }
3595
3596 static void visit_intrinsic(struct ac_nir_context *ctx,
3597 nir_intrinsic_instr *instr)
3598 {
3599 LLVMValueRef result = NULL;
3600
3601 switch (instr->intrinsic) {
3602 case nir_intrinsic_ballot:
3603 result = ac_build_ballot(&ctx->ac, get_src(ctx, instr->src[0]));
3604 if (ctx->ac.ballot_mask_bits > ctx->ac.wave_size)
3605 result = LLVMBuildZExt(ctx->ac.builder, result, ctx->ac.iN_ballotmask, "");
3606 break;
3607 case nir_intrinsic_read_invocation:
3608 result = ac_build_readlane(&ctx->ac, get_src(ctx, instr->src[0]),
3609 get_src(ctx, instr->src[1]));
3610 break;
3611 case nir_intrinsic_read_first_invocation:
3612 result = ac_build_readlane(&ctx->ac, get_src(ctx, instr->src[0]), NULL);
3613 break;
3614 case nir_intrinsic_load_subgroup_invocation:
3615 result = ac_get_thread_id(&ctx->ac);
3616 break;
3617 case nir_intrinsic_load_work_group_id: {
3618 LLVMValueRef values[3];
3619
3620 for (int i = 0; i < 3; i++) {
3621 values[i] = ctx->args->workgroup_ids[i].used ?
3622 ac_get_arg(&ctx->ac, ctx->args->workgroup_ids[i]) : ctx->ac.i32_0;
3623 }
3624
3625 result = ac_build_gather_values(&ctx->ac, values, 3);
3626 break;
3627 }
3628 case nir_intrinsic_load_base_vertex:
3629 case nir_intrinsic_load_first_vertex:
3630 result = ctx->abi->load_base_vertex(ctx->abi);
3631 break;
3632 case nir_intrinsic_load_local_group_size:
3633 result = ctx->abi->load_local_group_size(ctx->abi);
3634 break;
3635 case nir_intrinsic_load_vertex_id:
3636 result = LLVMBuildAdd(ctx->ac.builder,
3637 ac_get_arg(&ctx->ac, ctx->args->vertex_id),
3638 ac_get_arg(&ctx->ac, ctx->args->base_vertex), "");
3639 break;
3640 case nir_intrinsic_load_vertex_id_zero_base: {
3641 result = ctx->abi->vertex_id;
3642 break;
3643 }
3644 case nir_intrinsic_load_local_invocation_id: {
3645 result = ac_get_arg(&ctx->ac, ctx->args->local_invocation_ids);
3646 break;
3647 }
3648 case nir_intrinsic_load_base_instance:
3649 result = ac_get_arg(&ctx->ac, ctx->args->start_instance);
3650 break;
3651 case nir_intrinsic_load_draw_id:
3652 result = ac_get_arg(&ctx->ac, ctx->args->draw_id);
3653 break;
3654 case nir_intrinsic_load_view_index:
3655 result = ac_get_arg(&ctx->ac, ctx->args->view_index);
3656 break;
3657 case nir_intrinsic_load_invocation_id:
3658 if (ctx->stage == MESA_SHADER_TESS_CTRL) {
3659 result = ac_unpack_param(&ctx->ac,
3660 ac_get_arg(&ctx->ac, ctx->args->tcs_rel_ids),
3661 8, 5);
3662 } else {
3663 if (ctx->ac.chip_class >= GFX10) {
3664 result = LLVMBuildAnd(ctx->ac.builder,
3665 ac_get_arg(&ctx->ac, ctx->args->gs_invocation_id),
3666 LLVMConstInt(ctx->ac.i32, 127, 0), "");
3667 } else {
3668 result = ac_get_arg(&ctx->ac, ctx->args->gs_invocation_id);
3669 }
3670 }
3671 break;
3672 case nir_intrinsic_load_primitive_id:
3673 if (ctx->stage == MESA_SHADER_GEOMETRY) {
3674 result = ac_get_arg(&ctx->ac, ctx->args->gs_prim_id);
3675 } else if (ctx->stage == MESA_SHADER_TESS_CTRL) {
3676 result = ac_get_arg(&ctx->ac, ctx->args->tcs_patch_id);
3677 } else if (ctx->stage == MESA_SHADER_TESS_EVAL) {
3678 result = ac_get_arg(&ctx->ac, ctx->args->tes_patch_id);
3679 } else
3680 fprintf(stderr, "Unknown primitive id intrinsic: %d", ctx->stage);
3681 break;
3682 case nir_intrinsic_load_sample_id:
3683 result = ac_unpack_param(&ctx->ac,
3684 ac_get_arg(&ctx->ac, ctx->args->ancillary),
3685 8, 4);
3686 break;
3687 case nir_intrinsic_load_sample_pos:
3688 result = load_sample_pos(ctx);
3689 break;
3690 case nir_intrinsic_load_sample_mask_in:
3691 result = ctx->abi->load_sample_mask_in(ctx->abi);
3692 break;
3693 case nir_intrinsic_load_frag_coord: {
3694 LLVMValueRef values[4] = {
3695 ac_get_arg(&ctx->ac, ctx->args->frag_pos[0]),
3696 ac_get_arg(&ctx->ac, ctx->args->frag_pos[1]),
3697 ac_get_arg(&ctx->ac, ctx->args->frag_pos[2]),
3698 ac_build_fdiv(&ctx->ac, ctx->ac.f32_1,
3699 ac_get_arg(&ctx->ac, ctx->args->frag_pos[3]))
3700 };
3701 result = ac_to_integer(&ctx->ac,
3702 ac_build_gather_values(&ctx->ac, values, 4));
3703 break;
3704 }
3705 case nir_intrinsic_load_layer_id:
3706 result = ctx->abi->inputs[ac_llvm_reg_index_soa(VARYING_SLOT_LAYER, 0)];
3707 break;
3708 case nir_intrinsic_load_front_face:
3709 result = ac_get_arg(&ctx->ac, ctx->args->front_face);
3710 break;
3711 case nir_intrinsic_load_helper_invocation:
3712 result = ac_build_load_helper_invocation(&ctx->ac);
3713 break;
3714 case nir_intrinsic_is_helper_invocation:
3715 result = ac_build_is_helper_invocation(&ctx->ac);
3716 break;
3717 case nir_intrinsic_load_color0:
3718 result = ctx->abi->color0;
3719 break;
3720 case nir_intrinsic_load_color1:
3721 result = ctx->abi->color1;
3722 break;
3723 case nir_intrinsic_load_user_data_amd:
3724 assert(LLVMTypeOf(ctx->abi->user_data) == ctx->ac.v4i32);
3725 result = ctx->abi->user_data;
3726 break;
3727 case nir_intrinsic_load_instance_id:
3728 result = ctx->abi->instance_id;
3729 break;
3730 case nir_intrinsic_load_num_work_groups:
3731 result = ac_get_arg(&ctx->ac, ctx->args->num_work_groups);
3732 break;
3733 case nir_intrinsic_load_local_invocation_index:
3734 result = visit_load_local_invocation_index(ctx);
3735 break;
3736 case nir_intrinsic_load_subgroup_id:
3737 result = visit_load_subgroup_id(ctx);
3738 break;
3739 case nir_intrinsic_load_num_subgroups:
3740 result = visit_load_num_subgroups(ctx);
3741 break;
3742 case nir_intrinsic_first_invocation:
3743 result = visit_first_invocation(ctx);
3744 break;
3745 case nir_intrinsic_load_push_constant:
3746 result = visit_load_push_constant(ctx, instr);
3747 break;
3748 case nir_intrinsic_vulkan_resource_index: {
3749 LLVMValueRef index = get_src(ctx, instr->src[0]);
3750 unsigned desc_set = nir_intrinsic_desc_set(instr);
3751 unsigned binding = nir_intrinsic_binding(instr);
3752
3753 result = ctx->abi->load_resource(ctx->abi, index, desc_set,
3754 binding);
3755 break;
3756 }
3757 case nir_intrinsic_vulkan_resource_reindex:
3758 result = visit_vulkan_resource_reindex(ctx, instr);
3759 break;
3760 case nir_intrinsic_store_ssbo:
3761 visit_store_ssbo(ctx, instr);
3762 break;
3763 case nir_intrinsic_load_ssbo:
3764 result = visit_load_buffer(ctx, instr);
3765 break;
3766 case nir_intrinsic_ssbo_atomic_add:
3767 case nir_intrinsic_ssbo_atomic_imin:
3768 case nir_intrinsic_ssbo_atomic_umin:
3769 case nir_intrinsic_ssbo_atomic_imax:
3770 case nir_intrinsic_ssbo_atomic_umax:
3771 case nir_intrinsic_ssbo_atomic_and:
3772 case nir_intrinsic_ssbo_atomic_or:
3773 case nir_intrinsic_ssbo_atomic_xor:
3774 case nir_intrinsic_ssbo_atomic_exchange:
3775 case nir_intrinsic_ssbo_atomic_comp_swap:
3776 result = visit_atomic_ssbo(ctx, instr);
3777 break;
3778 case nir_intrinsic_load_ubo:
3779 result = visit_load_ubo_buffer(ctx, instr);
3780 break;
3781 case nir_intrinsic_get_buffer_size:
3782 result = visit_get_buffer_size(ctx, instr);
3783 break;
3784 case nir_intrinsic_load_deref:
3785 result = visit_load_var(ctx, instr);
3786 break;
3787 case nir_intrinsic_store_deref:
3788 visit_store_var(ctx, instr);
3789 break;
3790 case nir_intrinsic_load_shared:
3791 result = visit_load_shared(ctx, instr);
3792 break;
3793 case nir_intrinsic_store_shared:
3794 visit_store_shared(ctx, instr);
3795 break;
3796 case nir_intrinsic_bindless_image_samples:
3797 case nir_intrinsic_image_deref_samples:
3798 result = visit_image_samples(ctx, instr);
3799 break;
3800 case nir_intrinsic_bindless_image_load:
3801 result = visit_image_load(ctx, instr, true);
3802 break;
3803 case nir_intrinsic_image_deref_load:
3804 result = visit_image_load(ctx, instr, false);
3805 break;
3806 case nir_intrinsic_bindless_image_store:
3807 visit_image_store(ctx, instr, true);
3808 break;
3809 case nir_intrinsic_image_deref_store:
3810 visit_image_store(ctx, instr, false);
3811 break;
3812 case nir_intrinsic_bindless_image_atomic_add:
3813 case nir_intrinsic_bindless_image_atomic_imin:
3814 case nir_intrinsic_bindless_image_atomic_umin:
3815 case nir_intrinsic_bindless_image_atomic_imax:
3816 case nir_intrinsic_bindless_image_atomic_umax:
3817 case nir_intrinsic_bindless_image_atomic_and:
3818 case nir_intrinsic_bindless_image_atomic_or:
3819 case nir_intrinsic_bindless_image_atomic_xor:
3820 case nir_intrinsic_bindless_image_atomic_exchange:
3821 case nir_intrinsic_bindless_image_atomic_comp_swap:
3822 case nir_intrinsic_bindless_image_atomic_inc_wrap:
3823 case nir_intrinsic_bindless_image_atomic_dec_wrap:
3824 result = visit_image_atomic(ctx, instr, true);
3825 break;
3826 case nir_intrinsic_image_deref_atomic_add:
3827 case nir_intrinsic_image_deref_atomic_imin:
3828 case nir_intrinsic_image_deref_atomic_umin:
3829 case nir_intrinsic_image_deref_atomic_imax:
3830 case nir_intrinsic_image_deref_atomic_umax:
3831 case nir_intrinsic_image_deref_atomic_and:
3832 case nir_intrinsic_image_deref_atomic_or:
3833 case nir_intrinsic_image_deref_atomic_xor:
3834 case nir_intrinsic_image_deref_atomic_exchange:
3835 case nir_intrinsic_image_deref_atomic_comp_swap:
3836 case nir_intrinsic_image_deref_atomic_inc_wrap:
3837 case nir_intrinsic_image_deref_atomic_dec_wrap:
3838 result = visit_image_atomic(ctx, instr, false);
3839 break;
3840 case nir_intrinsic_bindless_image_size:
3841 result = visit_image_size(ctx, instr, true);
3842 break;
3843 case nir_intrinsic_image_deref_size:
3844 result = visit_image_size(ctx, instr, false);
3845 break;
3846 case nir_intrinsic_shader_clock:
3847 result = ac_build_shader_clock(&ctx->ac);
3848 break;
3849 case nir_intrinsic_discard:
3850 case nir_intrinsic_discard_if:
3851 emit_discard(ctx, instr);
3852 break;
3853 case nir_intrinsic_demote:
3854 case nir_intrinsic_demote_if:
3855 emit_demote(ctx, instr);
3856 break;
3857 case nir_intrinsic_memory_barrier:
3858 case nir_intrinsic_group_memory_barrier:
3859 case nir_intrinsic_memory_barrier_buffer:
3860 case nir_intrinsic_memory_barrier_image:
3861 case nir_intrinsic_memory_barrier_shared:
3862 emit_membar(&ctx->ac, instr);
3863 break;
3864 case nir_intrinsic_memory_barrier_tcs_patch:
3865 break;
3866 case nir_intrinsic_control_barrier:
3867 ac_emit_barrier(&ctx->ac, ctx->stage);
3868 break;
3869 case nir_intrinsic_shared_atomic_add:
3870 case nir_intrinsic_shared_atomic_imin:
3871 case nir_intrinsic_shared_atomic_umin:
3872 case nir_intrinsic_shared_atomic_imax:
3873 case nir_intrinsic_shared_atomic_umax:
3874 case nir_intrinsic_shared_atomic_and:
3875 case nir_intrinsic_shared_atomic_or:
3876 case nir_intrinsic_shared_atomic_xor:
3877 case nir_intrinsic_shared_atomic_exchange:
3878 case nir_intrinsic_shared_atomic_comp_swap: {
3879 LLVMValueRef ptr = get_memory_ptr(ctx, instr->src[0],
3880 instr->src[1].ssa->bit_size);
3881 result = visit_var_atomic(ctx, instr, ptr, 1);
3882 break;
3883 }
3884 case nir_intrinsic_deref_atomic_add:
3885 case nir_intrinsic_deref_atomic_imin:
3886 case nir_intrinsic_deref_atomic_umin:
3887 case nir_intrinsic_deref_atomic_imax:
3888 case nir_intrinsic_deref_atomic_umax:
3889 case nir_intrinsic_deref_atomic_and:
3890 case nir_intrinsic_deref_atomic_or:
3891 case nir_intrinsic_deref_atomic_xor:
3892 case nir_intrinsic_deref_atomic_exchange:
3893 case nir_intrinsic_deref_atomic_comp_swap: {
3894 LLVMValueRef ptr = get_src(ctx, instr->src[0]);
3895 result = visit_var_atomic(ctx, instr, ptr, 1);
3896 break;
3897 }
3898 case nir_intrinsic_load_barycentric_pixel:
3899 result = barycentric_center(ctx, nir_intrinsic_interp_mode(instr));
3900 break;
3901 case nir_intrinsic_load_barycentric_centroid:
3902 result = barycentric_centroid(ctx, nir_intrinsic_interp_mode(instr));
3903 break;
3904 case nir_intrinsic_load_barycentric_sample:
3905 result = barycentric_sample(ctx, nir_intrinsic_interp_mode(instr));
3906 break;
3907 case nir_intrinsic_load_barycentric_model:
3908 result = barycentric_model(ctx);
3909 break;
3910 case nir_intrinsic_load_barycentric_at_offset: {
3911 LLVMValueRef offset = ac_to_float(&ctx->ac, get_src(ctx, instr->src[0]));
3912 result = barycentric_offset(ctx, nir_intrinsic_interp_mode(instr), offset);
3913 break;
3914 }
3915 case nir_intrinsic_load_barycentric_at_sample: {
3916 LLVMValueRef sample_id = get_src(ctx, instr->src[0]);
3917 result = barycentric_at_sample(ctx, nir_intrinsic_interp_mode(instr), sample_id);
3918 break;
3919 }
3920 case nir_intrinsic_load_interpolated_input: {
3921 /* We assume any indirect loads have been lowered away */
3922 ASSERTED nir_const_value *offset = nir_src_as_const_value(instr->src[1]);
3923 assert(offset);
3924 assert(offset[0].i32 == 0);
3925
3926 LLVMValueRef interp_param = get_src(ctx, instr->src[0]);
3927 unsigned index = nir_intrinsic_base(instr);
3928 unsigned component = nir_intrinsic_component(instr);
3929 result = load_interpolated_input(ctx, interp_param, index,
3930 component,
3931 instr->dest.ssa.num_components,
3932 instr->dest.ssa.bit_size);
3933 break;
3934 }
3935 case nir_intrinsic_load_input:
3936 case nir_intrinsic_load_input_vertex:
3937 result = load_input(ctx, instr);
3938 break;
3939 case nir_intrinsic_emit_vertex:
3940 ctx->abi->emit_vertex(ctx->abi, nir_intrinsic_stream_id(instr), ctx->abi->outputs);
3941 break;
3942 case nir_intrinsic_end_primitive:
3943 ctx->abi->emit_primitive(ctx->abi, nir_intrinsic_stream_id(instr));
3944 break;
3945 case nir_intrinsic_load_tess_coord:
3946 result = ctx->abi->load_tess_coord(ctx->abi);
3947 break;
3948 case nir_intrinsic_load_tess_level_outer:
3949 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_OUTER, false);
3950 break;
3951 case nir_intrinsic_load_tess_level_inner:
3952 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_INNER, false);
3953 break;
3954 case nir_intrinsic_load_tess_level_outer_default:
3955 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_OUTER, true);
3956 break;
3957 case nir_intrinsic_load_tess_level_inner_default:
3958 result = ctx->abi->load_tess_level(ctx->abi, VARYING_SLOT_TESS_LEVEL_INNER, true);
3959 break;
3960 case nir_intrinsic_load_patch_vertices_in:
3961 result = ctx->abi->load_patch_vertices_in(ctx->abi);
3962 break;
3963 case nir_intrinsic_vote_all: {
3964 LLVMValueRef tmp = ac_build_vote_all(&ctx->ac, get_src(ctx, instr->src[0]));
3965 result = LLVMBuildSExt(ctx->ac.builder, tmp, ctx->ac.i32, "");
3966 break;
3967 }
3968 case nir_intrinsic_vote_any: {
3969 LLVMValueRef tmp = ac_build_vote_any(&ctx->ac, get_src(ctx, instr->src[0]));
3970 result = LLVMBuildSExt(ctx->ac.builder, tmp, ctx->ac.i32, "");
3971 break;
3972 }
3973 case nir_intrinsic_shuffle:
3974 if (ctx->ac.chip_class == GFX8 ||
3975 ctx->ac.chip_class == GFX9 ||
3976 (ctx->ac.chip_class == GFX10 && ctx->ac.wave_size == 32)) {
3977 result = ac_build_shuffle(&ctx->ac, get_src(ctx, instr->src[0]),
3978 get_src(ctx, instr->src[1]));
3979 } else {
3980 LLVMValueRef src = get_src(ctx, instr->src[0]);
3981 LLVMValueRef index = get_src(ctx, instr->src[1]);
3982 LLVMTypeRef type = LLVMTypeOf(src);
3983 struct waterfall_context wctx;
3984 LLVMValueRef index_val;
3985
3986 index_val = enter_waterfall(ctx, &wctx, index, true);
3987
3988 src = LLVMBuildZExt(ctx->ac.builder, src,
3989 ctx->ac.i32, "");
3990
3991 result = ac_build_intrinsic(&ctx->ac, "llvm.amdgcn.readlane",
3992 ctx->ac.i32,
3993 (LLVMValueRef []) { src, index_val }, 2,
3994 AC_FUNC_ATTR_READNONE |
3995 AC_FUNC_ATTR_CONVERGENT);
3996
3997 result = LLVMBuildTrunc(ctx->ac.builder, result, type, "");
3998
3999 result = exit_waterfall(ctx, &wctx, result);
4000 }
4001 break;
4002 case nir_intrinsic_reduce:
4003 result = ac_build_reduce(&ctx->ac,
4004 get_src(ctx, instr->src[0]),
4005 instr->const_index[0],
4006 instr->const_index[1]);
4007 break;
4008 case nir_intrinsic_inclusive_scan:
4009 result = ac_build_inclusive_scan(&ctx->ac,
4010 get_src(ctx, instr->src[0]),
4011 instr->const_index[0]);
4012 break;
4013 case nir_intrinsic_exclusive_scan:
4014 result = ac_build_exclusive_scan(&ctx->ac,
4015 get_src(ctx, instr->src[0]),
4016 instr->const_index[0]);
4017 break;
4018 case nir_intrinsic_quad_broadcast: {
4019 unsigned lane = nir_src_as_uint(instr->src[1]);
4020 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]),
4021 lane, lane, lane, lane);
4022 break;
4023 }
4024 case nir_intrinsic_quad_swap_horizontal:
4025 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 1, 0, 3 ,2);
4026 break;
4027 case nir_intrinsic_quad_swap_vertical:
4028 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 2, 3, 0 ,1);
4029 break;
4030 case nir_intrinsic_quad_swap_diagonal:
4031 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), 3, 2, 1 ,0);
4032 break;
4033 case nir_intrinsic_quad_swizzle_amd: {
4034 uint32_t mask = nir_intrinsic_swizzle_mask(instr);
4035 result = ac_build_quad_swizzle(&ctx->ac, get_src(ctx, instr->src[0]),
4036 mask & 0x3, (mask >> 2) & 0x3,
4037 (mask >> 4) & 0x3, (mask >> 6) & 0x3);
4038 break;
4039 }
4040 case nir_intrinsic_masked_swizzle_amd: {
4041 uint32_t mask = nir_intrinsic_swizzle_mask(instr);
4042 result = ac_build_ds_swizzle(&ctx->ac, get_src(ctx, instr->src[0]), mask);
4043 break;
4044 }
4045 case nir_intrinsic_write_invocation_amd:
4046 result = ac_build_writelane(&ctx->ac, get_src(ctx, instr->src[0]),
4047 get_src(ctx, instr->src[1]),
4048 get_src(ctx, instr->src[2]));
4049 break;
4050 case nir_intrinsic_mbcnt_amd:
4051 result = ac_build_mbcnt(&ctx->ac, get_src(ctx, instr->src[0]));
4052 break;
4053 case nir_intrinsic_load_scratch: {
4054 LLVMValueRef offset = get_src(ctx, instr->src[0]);
4055 LLVMValueRef ptr = ac_build_gep0(&ctx->ac, ctx->scratch,
4056 offset);
4057 LLVMTypeRef comp_type =
4058 LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.bit_size);
4059 LLVMTypeRef vec_type =
4060 instr->dest.ssa.num_components == 1 ? comp_type :
4061 LLVMVectorType(comp_type, instr->dest.ssa.num_components);
4062 unsigned addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
4063 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr,
4064 LLVMPointerType(vec_type, addr_space), "");
4065 result = LLVMBuildLoad(ctx->ac.builder, ptr, "");
4066 break;
4067 }
4068 case nir_intrinsic_store_scratch: {
4069 LLVMValueRef offset = get_src(ctx, instr->src[1]);
4070 LLVMValueRef ptr = ac_build_gep0(&ctx->ac, ctx->scratch,
4071 offset);
4072 LLVMTypeRef comp_type =
4073 LLVMIntTypeInContext(ctx->ac.context, instr->src[0].ssa->bit_size);
4074 unsigned addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
4075 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr,
4076 LLVMPointerType(comp_type, addr_space), "");
4077 LLVMValueRef src = get_src(ctx, instr->src[0]);
4078 unsigned wrmask = nir_intrinsic_write_mask(instr);
4079 while (wrmask) {
4080 int start, count;
4081 u_bit_scan_consecutive_range(&wrmask, &start, &count);
4082
4083 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, start, false);
4084 LLVMValueRef offset_ptr = LLVMBuildGEP(ctx->ac.builder, ptr, &offset, 1, "");
4085 LLVMTypeRef vec_type =
4086 count == 1 ? comp_type : LLVMVectorType(comp_type, count);
4087 offset_ptr = LLVMBuildBitCast(ctx->ac.builder,
4088 offset_ptr,
4089 LLVMPointerType(vec_type, addr_space),
4090 "");
4091 LLVMValueRef offset_src =
4092 ac_extract_components(&ctx->ac, src, start, count);
4093 LLVMBuildStore(ctx->ac.builder, offset_src, offset_ptr);
4094 }
4095 break;
4096 }
4097 case nir_intrinsic_load_constant: {
4098 unsigned base = nir_intrinsic_base(instr);
4099 unsigned range = nir_intrinsic_range(instr);
4100
4101 LLVMValueRef offset = get_src(ctx, instr->src[0]);
4102 offset = LLVMBuildAdd(ctx->ac.builder, offset,
4103 LLVMConstInt(ctx->ac.i32, base, false), "");
4104
4105 /* Clamp the offset to avoid out-of-bound access because global
4106 * instructions can't handle them.
4107 */
4108 LLVMValueRef size = LLVMConstInt(ctx->ac.i32, base + range, false);
4109 LLVMValueRef cond = LLVMBuildICmp(ctx->ac.builder, LLVMIntULT,
4110 offset, size, "");
4111 offset = LLVMBuildSelect(ctx->ac.builder, cond, offset, size, "");
4112
4113 LLVMValueRef ptr = ac_build_gep0(&ctx->ac, ctx->constant_data,
4114 offset);
4115 LLVMTypeRef comp_type =
4116 LLVMIntTypeInContext(ctx->ac.context, instr->dest.ssa.bit_size);
4117 LLVMTypeRef vec_type =
4118 instr->dest.ssa.num_components == 1 ? comp_type :
4119 LLVMVectorType(comp_type, instr->dest.ssa.num_components);
4120 unsigned addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
4121 ptr = LLVMBuildBitCast(ctx->ac.builder, ptr,
4122 LLVMPointerType(vec_type, addr_space), "");
4123 result = LLVMBuildLoad(ctx->ac.builder, ptr, "");
4124 break;
4125 }
4126 default:
4127 fprintf(stderr, "Unknown intrinsic: ");
4128 nir_print_instr(&instr->instr, stderr);
4129 fprintf(stderr, "\n");
4130 break;
4131 }
4132 if (result) {
4133 ctx->ssa_defs[instr->dest.ssa.index] = result;
4134 }
4135 }
4136
4137 static LLVMValueRef get_bindless_index_from_uniform(struct ac_nir_context *ctx,
4138 unsigned base_index,
4139 unsigned constant_index,
4140 LLVMValueRef dynamic_index)
4141 {
4142 LLVMValueRef offset = LLVMConstInt(ctx->ac.i32, base_index * 4, 0);
4143 LLVMValueRef index = LLVMBuildAdd(ctx->ac.builder, dynamic_index,
4144 LLVMConstInt(ctx->ac.i32, constant_index, 0), "");
4145
4146 /* Bindless uniforms are 64bit so multiple index by 8 */
4147 index = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i32, 8, 0), "");
4148 offset = LLVMBuildAdd(ctx->ac.builder, offset, index, "");
4149
4150 LLVMValueRef ubo_index = ctx->abi->load_ubo(ctx->abi, ctx->ac.i32_0);
4151
4152 LLVMValueRef ret = ac_build_buffer_load(&ctx->ac, ubo_index, 1, NULL, offset,
4153 NULL, 0, 0, true, true);
4154
4155 return LLVMBuildBitCast(ctx->ac.builder, ret, ctx->ac.i32, "");
4156 }
4157
4158 struct sampler_desc_address {
4159 unsigned descriptor_set;
4160 unsigned base_index; /* binding in vulkan */
4161 unsigned constant_index;
4162 LLVMValueRef dynamic_index;
4163 bool image;
4164 bool bindless;
4165 };
4166
4167 static struct sampler_desc_address
4168 get_sampler_desc_internal(struct ac_nir_context *ctx,
4169 nir_deref_instr *deref_instr,
4170 const nir_instr *instr,
4171 bool image)
4172 {
4173 LLVMValueRef index = NULL;
4174 unsigned constant_index = 0;
4175 unsigned descriptor_set;
4176 unsigned base_index;
4177 bool bindless = false;
4178
4179 if (!deref_instr) {
4180 descriptor_set = 0;
4181 if (image) {
4182 nir_intrinsic_instr *img_instr = nir_instr_as_intrinsic(instr);
4183 base_index = 0;
4184 bindless = true;
4185 index = get_src(ctx, img_instr->src[0]);
4186 } else {
4187 nir_tex_instr *tex_instr = nir_instr_as_tex(instr);
4188 int sampSrcIdx = nir_tex_instr_src_index(tex_instr,
4189 nir_tex_src_sampler_handle);
4190 if (sampSrcIdx != -1) {
4191 base_index = 0;
4192 bindless = true;
4193 index = get_src(ctx, tex_instr->src[sampSrcIdx].src);
4194 } else {
4195 assert(tex_instr && !image);
4196 base_index = tex_instr->sampler_index;
4197 }
4198 }
4199 } else {
4200 while(deref_instr->deref_type != nir_deref_type_var) {
4201 if (deref_instr->deref_type == nir_deref_type_array) {
4202 unsigned array_size = glsl_get_aoa_size(deref_instr->type);
4203 if (!array_size)
4204 array_size = 1;
4205
4206 if (nir_src_is_const(deref_instr->arr.index)) {
4207 constant_index += array_size * nir_src_as_uint(deref_instr->arr.index);
4208 } else {
4209 LLVMValueRef indirect = get_src(ctx, deref_instr->arr.index);
4210
4211 indirect = LLVMBuildMul(ctx->ac.builder, indirect,
4212 LLVMConstInt(ctx->ac.i32, array_size, false), "");
4213
4214 if (!index)
4215 index = indirect;
4216 else
4217 index = LLVMBuildAdd(ctx->ac.builder, index, indirect, "");
4218 }
4219
4220 deref_instr = nir_src_as_deref(deref_instr->parent);
4221 } else if (deref_instr->deref_type == nir_deref_type_struct) {
4222 unsigned sidx = deref_instr->strct.index;
4223 deref_instr = nir_src_as_deref(deref_instr->parent);
4224 constant_index += glsl_get_struct_location_offset(deref_instr->type, sidx);
4225 } else {
4226 unreachable("Unsupported deref type");
4227 }
4228 }
4229 descriptor_set = deref_instr->var->data.descriptor_set;
4230
4231 if (deref_instr->var->data.bindless) {
4232 /* For now just assert on unhandled variable types */
4233 assert(deref_instr->var->data.mode == nir_var_uniform);
4234
4235 base_index = deref_instr->var->data.driver_location;
4236 bindless = true;
4237
4238 index = index ? index : ctx->ac.i32_0;
4239 index = get_bindless_index_from_uniform(ctx, base_index,
4240 constant_index, index);
4241 } else
4242 base_index = deref_instr->var->data.binding;
4243 }
4244 return (struct sampler_desc_address) {
4245 .descriptor_set = descriptor_set,
4246 .base_index = base_index,
4247 .constant_index = constant_index,
4248 .dynamic_index = index,
4249 .image = image,
4250 .bindless = bindless,
4251 };
4252 }
4253
4254 /* Extract any possibly divergent index into a separate value that can be fed
4255 * into get_sampler_desc with the same arguments. */
4256 static LLVMValueRef get_sampler_desc_index(struct ac_nir_context *ctx,
4257 nir_deref_instr *deref_instr,
4258 const nir_instr *instr,
4259 bool image)
4260 {
4261 struct sampler_desc_address addr = get_sampler_desc_internal(ctx, deref_instr, instr, image);
4262 return addr.dynamic_index;
4263 }
4264
4265 static LLVMValueRef get_sampler_desc(struct ac_nir_context *ctx,
4266 nir_deref_instr *deref_instr,
4267 enum ac_descriptor_type desc_type,
4268 const nir_instr *instr,
4269 LLVMValueRef index,
4270 bool image, bool write)
4271 {
4272 struct sampler_desc_address addr = get_sampler_desc_internal(ctx, deref_instr, instr, image);
4273 return ctx->abi->load_sampler_desc(ctx->abi,
4274 addr.descriptor_set,
4275 addr.base_index,
4276 addr.constant_index, index,
4277 desc_type, addr.image, write, addr.bindless);
4278 }
4279
4280 /* Disable anisotropic filtering if BASE_LEVEL == LAST_LEVEL.
4281 *
4282 * GFX6-GFX7:
4283 * If BASE_LEVEL == LAST_LEVEL, the shader must disable anisotropic
4284 * filtering manually. The driver sets img7 to a mask clearing
4285 * MAX_ANISO_RATIO if BASE_LEVEL == LAST_LEVEL. The shader must do:
4286 * s_and_b32 samp0, samp0, img7
4287 *
4288 * GFX8:
4289 * The ANISO_OVERRIDE sampler field enables this fix in TA.
4290 */
4291 static LLVMValueRef sici_fix_sampler_aniso(struct ac_nir_context *ctx,
4292 LLVMValueRef res, LLVMValueRef samp)
4293 {
4294 LLVMBuilderRef builder = ctx->ac.builder;
4295 LLVMValueRef img7, samp0;
4296
4297 if (ctx->ac.chip_class >= GFX8)
4298 return samp;
4299
4300 img7 = LLVMBuildExtractElement(builder, res,
4301 LLVMConstInt(ctx->ac.i32, 7, 0), "");
4302 samp0 = LLVMBuildExtractElement(builder, samp,
4303 LLVMConstInt(ctx->ac.i32, 0, 0), "");
4304 samp0 = LLVMBuildAnd(builder, samp0, img7, "");
4305 return LLVMBuildInsertElement(builder, samp, samp0,
4306 LLVMConstInt(ctx->ac.i32, 0, 0), "");
4307 }
4308
4309 static void tex_fetch_ptrs(struct ac_nir_context *ctx,
4310 nir_tex_instr *instr,
4311 struct waterfall_context *wctx,
4312 LLVMValueRef *res_ptr, LLVMValueRef *samp_ptr,
4313 LLVMValueRef *fmask_ptr)
4314 {
4315 nir_deref_instr *texture_deref_instr = NULL;
4316 nir_deref_instr *sampler_deref_instr = NULL;
4317 int plane = -1;
4318
4319 for (unsigned i = 0; i < instr->num_srcs; i++) {
4320 switch (instr->src[i].src_type) {
4321 case nir_tex_src_texture_deref:
4322 texture_deref_instr = nir_src_as_deref(instr->src[i].src);
4323 break;
4324 case nir_tex_src_sampler_deref:
4325 sampler_deref_instr = nir_src_as_deref(instr->src[i].src);
4326 break;
4327 case nir_tex_src_plane:
4328 plane = nir_src_as_int(instr->src[i].src);
4329 break;
4330 default:
4331 break;
4332 }
4333 }
4334
4335 LLVMValueRef texture_dynamic_index = get_sampler_desc_index(ctx, texture_deref_instr,
4336 &instr->instr, false);
4337 if (!sampler_deref_instr)
4338 sampler_deref_instr = texture_deref_instr;
4339
4340 LLVMValueRef sampler_dynamic_index = get_sampler_desc_index(ctx, sampler_deref_instr,
4341 &instr->instr, false);
4342 if (instr->texture_non_uniform)
4343 texture_dynamic_index = enter_waterfall(ctx, wctx + 0, texture_dynamic_index, true);
4344
4345 if (instr->sampler_non_uniform)
4346 sampler_dynamic_index = enter_waterfall(ctx, wctx + 1, sampler_dynamic_index, true);
4347
4348 enum ac_descriptor_type main_descriptor = instr->sampler_dim == GLSL_SAMPLER_DIM_BUF ? AC_DESC_BUFFER : AC_DESC_IMAGE;
4349
4350 if (plane >= 0) {
4351 assert(instr->op != nir_texop_txf_ms &&
4352 instr->op != nir_texop_samples_identical);
4353 assert(instr->sampler_dim != GLSL_SAMPLER_DIM_BUF);
4354
4355 main_descriptor = AC_DESC_PLANE_0 + plane;
4356 }
4357
4358 if (instr->op == nir_texop_fragment_mask_fetch) {
4359 /* The fragment mask is fetched from the compressed
4360 * multisampled surface.
4361 */
4362 main_descriptor = AC_DESC_FMASK;
4363 }
4364
4365 *res_ptr = get_sampler_desc(ctx, texture_deref_instr, main_descriptor, &instr->instr,
4366 texture_dynamic_index, false, false);
4367
4368 if (samp_ptr) {
4369 *samp_ptr = get_sampler_desc(ctx, sampler_deref_instr, AC_DESC_SAMPLER, &instr->instr,
4370 sampler_dynamic_index, false, false);
4371 if (instr->sampler_dim < GLSL_SAMPLER_DIM_RECT)
4372 *samp_ptr = sici_fix_sampler_aniso(ctx, *res_ptr, *samp_ptr);
4373 }
4374 if (fmask_ptr && (instr->op == nir_texop_txf_ms ||
4375 instr->op == nir_texop_samples_identical))
4376 *fmask_ptr = get_sampler_desc(ctx, texture_deref_instr, AC_DESC_FMASK,
4377 &instr->instr, texture_dynamic_index, false, false);
4378 }
4379
4380 static LLVMValueRef apply_round_slice(struct ac_llvm_context *ctx,
4381 LLVMValueRef coord)
4382 {
4383 coord = ac_to_float(ctx, coord);
4384 coord = ac_build_round(ctx, coord);
4385 coord = ac_to_integer(ctx, coord);
4386 return coord;
4387 }
4388
4389 static void visit_tex(struct ac_nir_context *ctx, nir_tex_instr *instr)
4390 {
4391 LLVMValueRef result = NULL;
4392 struct ac_image_args args = { 0 };
4393 LLVMValueRef fmask_ptr = NULL, sample_index = NULL;
4394 LLVMValueRef ddx = NULL, ddy = NULL;
4395 unsigned offset_src = 0;
4396 struct waterfall_context wctx[2] = {{{0}}};
4397
4398 tex_fetch_ptrs(ctx, instr, wctx, &args.resource, &args.sampler, &fmask_ptr);
4399
4400 for (unsigned i = 0; i < instr->num_srcs; i++) {
4401 switch (instr->src[i].src_type) {
4402 case nir_tex_src_coord: {
4403 LLVMValueRef coord = get_src(ctx, instr->src[i].src);
4404 for (unsigned chan = 0; chan < instr->coord_components; ++chan)
4405 args.coords[chan] = ac_llvm_extract_elem(&ctx->ac, coord, chan);
4406 break;
4407 }
4408 case nir_tex_src_projector:
4409 break;
4410 case nir_tex_src_comparator:
4411 if (instr->is_shadow) {
4412 args.compare = get_src(ctx, instr->src[i].src);
4413 args.compare = ac_to_float(&ctx->ac, args.compare);
4414 }
4415 break;
4416 case nir_tex_src_offset:
4417 args.offset = get_src(ctx, instr->src[i].src);
4418 offset_src = i;
4419 break;
4420 case nir_tex_src_bias:
4421 if (instr->op == nir_texop_txb)
4422 args.bias = get_src(ctx, instr->src[i].src);
4423 break;
4424 case nir_tex_src_lod: {
4425 if (nir_src_is_const(instr->src[i].src) && nir_src_as_uint(instr->src[i].src) == 0)
4426 args.level_zero = true;
4427 else
4428 args.lod = get_src(ctx, instr->src[i].src);
4429 break;
4430 }
4431 case nir_tex_src_ms_index:
4432 sample_index = get_src(ctx, instr->src[i].src);
4433 break;
4434 case nir_tex_src_ms_mcs:
4435 break;
4436 case nir_tex_src_ddx:
4437 ddx = get_src(ctx, instr->src[i].src);
4438 break;
4439 case nir_tex_src_ddy:
4440 ddy = get_src(ctx, instr->src[i].src);
4441 break;
4442 case nir_tex_src_texture_offset:
4443 case nir_tex_src_sampler_offset:
4444 case nir_tex_src_plane:
4445 default:
4446 break;
4447 }
4448 }
4449
4450 if (instr->op == nir_texop_txs && instr->sampler_dim == GLSL_SAMPLER_DIM_BUF) {
4451 result = get_buffer_size(ctx, args.resource, true);
4452 goto write_result;
4453 }
4454
4455 if (instr->op == nir_texop_texture_samples) {
4456 LLVMValueRef res, samples, is_msaa;
4457 res = LLVMBuildBitCast(ctx->ac.builder, args.resource, ctx->ac.v8i32, "");
4458 samples = LLVMBuildExtractElement(ctx->ac.builder, res,
4459 LLVMConstInt(ctx->ac.i32, 3, false), "");
4460 is_msaa = LLVMBuildLShr(ctx->ac.builder, samples,
4461 LLVMConstInt(ctx->ac.i32, 28, false), "");
4462 is_msaa = LLVMBuildAnd(ctx->ac.builder, is_msaa,
4463 LLVMConstInt(ctx->ac.i32, 0xe, false), "");
4464 is_msaa = LLVMBuildICmp(ctx->ac.builder, LLVMIntEQ, is_msaa,
4465 LLVMConstInt(ctx->ac.i32, 0xe, false), "");
4466
4467 samples = LLVMBuildLShr(ctx->ac.builder, samples,
4468 LLVMConstInt(ctx->ac.i32, 16, false), "");
4469 samples = LLVMBuildAnd(ctx->ac.builder, samples,
4470 LLVMConstInt(ctx->ac.i32, 0xf, false), "");
4471 samples = LLVMBuildShl(ctx->ac.builder, ctx->ac.i32_1,
4472 samples, "");
4473 samples = LLVMBuildSelect(ctx->ac.builder, is_msaa, samples,
4474 ctx->ac.i32_1, "");
4475 result = samples;
4476 goto write_result;
4477 }
4478
4479 if (args.offset && instr->op != nir_texop_txf && instr->op != nir_texop_txf_ms) {
4480 LLVMValueRef offset[3], pack;
4481 for (unsigned chan = 0; chan < 3; ++chan)
4482 offset[chan] = ctx->ac.i32_0;
4483
4484 unsigned num_components = ac_get_llvm_num_components(args.offset);
4485 for (unsigned chan = 0; chan < num_components; chan++) {
4486 offset[chan] = ac_llvm_extract_elem(&ctx->ac, args.offset, chan);
4487 offset[chan] = LLVMBuildAnd(ctx->ac.builder, offset[chan],
4488 LLVMConstInt(ctx->ac.i32, 0x3f, false), "");
4489 if (chan)
4490 offset[chan] = LLVMBuildShl(ctx->ac.builder, offset[chan],
4491 LLVMConstInt(ctx->ac.i32, chan * 8, false), "");
4492 }
4493 pack = LLVMBuildOr(ctx->ac.builder, offset[0], offset[1], "");
4494 pack = LLVMBuildOr(ctx->ac.builder, pack, offset[2], "");
4495 args.offset = pack;
4496 }
4497
4498 /* Section 8.23.1 (Depth Texture Comparison Mode) of the
4499 * OpenGL 4.5 spec says:
4500 *
4501 * "If the texture’s internal format indicates a fixed-point
4502 * depth texture, then D_t and D_ref are clamped to the
4503 * range [0, 1]; otherwise no clamping is performed."
4504 *
4505 * TC-compatible HTILE promotes Z16 and Z24 to Z32_FLOAT,
4506 * so the depth comparison value isn't clamped for Z16 and
4507 * Z24 anymore. Do it manually here for GFX8-9; GFX10 has
4508 * an explicitly clamped 32-bit float format.
4509 */
4510 if (args.compare &&
4511 ctx->ac.chip_class >= GFX8 &&
4512 ctx->ac.chip_class <= GFX9 &&
4513 ctx->abi->clamp_shadow_reference) {
4514 LLVMValueRef upgraded, clamped;
4515
4516 upgraded = LLVMBuildExtractElement(ctx->ac.builder, args.sampler,
4517 LLVMConstInt(ctx->ac.i32, 3, false), "");
4518 upgraded = LLVMBuildLShr(ctx->ac.builder, upgraded,
4519 LLVMConstInt(ctx->ac.i32, 29, false), "");
4520 upgraded = LLVMBuildTrunc(ctx->ac.builder, upgraded, ctx->ac.i1, "");
4521 clamped = ac_build_clamp(&ctx->ac, args.compare);
4522 args.compare = LLVMBuildSelect(ctx->ac.builder, upgraded, clamped,
4523 args.compare, "");
4524 }
4525
4526 /* pack derivatives */
4527 if (ddx || ddy) {
4528 int num_src_deriv_channels, num_dest_deriv_channels;
4529 switch (instr->sampler_dim) {
4530 case GLSL_SAMPLER_DIM_3D:
4531 case GLSL_SAMPLER_DIM_CUBE:
4532 num_src_deriv_channels = 3;
4533 num_dest_deriv_channels = 3;
4534 break;
4535 case GLSL_SAMPLER_DIM_2D:
4536 default:
4537 num_src_deriv_channels = 2;
4538 num_dest_deriv_channels = 2;
4539 break;
4540 case GLSL_SAMPLER_DIM_1D:
4541 num_src_deriv_channels = 1;
4542 if (ctx->ac.chip_class == GFX9) {
4543 num_dest_deriv_channels = 2;
4544 } else {
4545 num_dest_deriv_channels = 1;
4546 }
4547 break;
4548 }
4549
4550 for (unsigned i = 0; i < num_src_deriv_channels; i++) {
4551 args.derivs[i] = ac_to_float(&ctx->ac,
4552 ac_llvm_extract_elem(&ctx->ac, ddx, i));
4553 args.derivs[num_dest_deriv_channels + i] = ac_to_float(&ctx->ac,
4554 ac_llvm_extract_elem(&ctx->ac, ddy, i));
4555 }
4556 for (unsigned i = num_src_deriv_channels; i < num_dest_deriv_channels; i++) {
4557 args.derivs[i] = ctx->ac.f32_0;
4558 args.derivs[num_dest_deriv_channels + i] = ctx->ac.f32_0;
4559 }
4560 }
4561
4562 if (instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE && args.coords[0]) {
4563 for (unsigned chan = 0; chan < instr->coord_components; chan++)
4564 args.coords[chan] = ac_to_float(&ctx->ac, args.coords[chan]);
4565 if (instr->coord_components == 3)
4566 args.coords[3] = LLVMGetUndef(ctx->ac.f32);
4567 ac_prepare_cube_coords(&ctx->ac,
4568 instr->op == nir_texop_txd, instr->is_array,
4569 instr->op == nir_texop_lod, args.coords, args.derivs);
4570 }
4571
4572 /* Texture coordinates fixups */
4573 if (instr->coord_components > 1 &&
4574 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4575 instr->is_array &&
4576 instr->op != nir_texop_txf) {
4577 args.coords[1] = apply_round_slice(&ctx->ac, args.coords[1]);
4578 }
4579
4580 if (instr->coord_components > 2 &&
4581 (instr->sampler_dim == GLSL_SAMPLER_DIM_2D ||
4582 instr->sampler_dim == GLSL_SAMPLER_DIM_MS ||
4583 instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS ||
4584 instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS_MS) &&
4585 instr->is_array &&
4586 instr->op != nir_texop_txf &&
4587 instr->op != nir_texop_txf_ms &&
4588 instr->op != nir_texop_fragment_fetch &&
4589 instr->op != nir_texop_fragment_mask_fetch) {
4590 args.coords[2] = apply_round_slice(&ctx->ac, args.coords[2]);
4591 }
4592
4593 if (ctx->ac.chip_class == GFX9 &&
4594 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4595 instr->op != nir_texop_lod) {
4596 LLVMValueRef filler;
4597 if (instr->op == nir_texop_txf)
4598 filler = ctx->ac.i32_0;
4599 else
4600 filler = LLVMConstReal(ctx->ac.f32, 0.5);
4601
4602 if (instr->is_array)
4603 args.coords[2] = args.coords[1];
4604 args.coords[1] = filler;
4605 }
4606
4607 /* Pack sample index */
4608 if (sample_index && (instr->op == nir_texop_txf_ms ||
4609 instr->op == nir_texop_fragment_fetch))
4610 args.coords[instr->coord_components] = sample_index;
4611
4612 if (instr->op == nir_texop_samples_identical) {
4613 struct ac_image_args txf_args = { 0 };
4614 memcpy(txf_args.coords, args.coords, sizeof(txf_args.coords));
4615
4616 txf_args.dmask = 0xf;
4617 txf_args.resource = fmask_ptr;
4618 txf_args.dim = instr->is_array ? ac_image_2darray : ac_image_2d;
4619 result = build_tex_intrinsic(ctx, instr, &txf_args);
4620
4621 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
4622 result = emit_int_cmp(&ctx->ac, LLVMIntEQ, result, ctx->ac.i32_0);
4623 goto write_result;
4624 }
4625
4626 if ((instr->sampler_dim == GLSL_SAMPLER_DIM_SUBPASS_MS ||
4627 instr->sampler_dim == GLSL_SAMPLER_DIM_MS) &&
4628 instr->op != nir_texop_txs &&
4629 instr->op != nir_texop_fragment_fetch &&
4630 instr->op != nir_texop_fragment_mask_fetch) {
4631 unsigned sample_chan = instr->is_array ? 3 : 2;
4632 args.coords[sample_chan] = adjust_sample_index_using_fmask(
4633 &ctx->ac, args.coords[0], args.coords[1],
4634 instr->is_array ? args.coords[2] : NULL,
4635 args.coords[sample_chan], fmask_ptr);
4636 }
4637
4638 if (args.offset && (instr->op == nir_texop_txf || instr->op == nir_texop_txf_ms)) {
4639 int num_offsets = instr->src[offset_src].src.ssa->num_components;
4640 num_offsets = MIN2(num_offsets, instr->coord_components);
4641 for (unsigned i = 0; i < num_offsets; ++i) {
4642 args.coords[i] = LLVMBuildAdd(
4643 ctx->ac.builder, args.coords[i],
4644 LLVMConstInt(ctx->ac.i32, nir_src_comp_as_uint(instr->src[offset_src].src, i), false), "");
4645 }
4646 args.offset = NULL;
4647 }
4648
4649 /* DMASK was repurposed for GATHER4. 4 components are always
4650 * returned and DMASK works like a swizzle - it selects
4651 * the component to fetch. The only valid DMASK values are
4652 * 1=red, 2=green, 4=blue, 8=alpha. (e.g. 1 returns
4653 * (red,red,red,red) etc.) The ISA document doesn't mention
4654 * this.
4655 */
4656 args.dmask = 0xf;
4657 if (instr->op == nir_texop_tg4) {
4658 if (instr->is_shadow)
4659 args.dmask = 1;
4660 else
4661 args.dmask = 1 << instr->component;
4662 }
4663
4664 if (instr->sampler_dim != GLSL_SAMPLER_DIM_BUF) {
4665 args.dim = ac_get_sampler_dim(ctx->ac.chip_class, instr->sampler_dim, instr->is_array);
4666 args.unorm = instr->sampler_dim == GLSL_SAMPLER_DIM_RECT;
4667 }
4668
4669 /* Adjust the number of coordinates because we only need (x,y) for 2D
4670 * multisampled images and (x,y,layer) for 2D multisampled layered
4671 * images or for multisampled input attachments.
4672 */
4673 if (instr->op == nir_texop_fragment_mask_fetch) {
4674 if (args.dim == ac_image_2dmsaa) {
4675 args.dim = ac_image_2d;
4676 } else {
4677 assert(args.dim == ac_image_2darraymsaa);
4678 args.dim = ac_image_2darray;
4679 }
4680 }
4681
4682 result = build_tex_intrinsic(ctx, instr, &args);
4683
4684 if (instr->op == nir_texop_query_levels)
4685 result = LLVMBuildExtractElement(ctx->ac.builder, result, LLVMConstInt(ctx->ac.i32, 3, false), "");
4686 else if (instr->is_shadow && instr->is_new_style_shadow &&
4687 instr->op != nir_texop_txs && instr->op != nir_texop_lod &&
4688 instr->op != nir_texop_tg4)
4689 result = LLVMBuildExtractElement(ctx->ac.builder, result, ctx->ac.i32_0, "");
4690 else if (instr->op == nir_texop_txs &&
4691 instr->sampler_dim == GLSL_SAMPLER_DIM_CUBE &&
4692 instr->is_array) {
4693 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
4694 LLVMValueRef six = LLVMConstInt(ctx->ac.i32, 6, false);
4695 LLVMValueRef z = LLVMBuildExtractElement(ctx->ac.builder, result, two, "");
4696 z = LLVMBuildSDiv(ctx->ac.builder, z, six, "");
4697 result = LLVMBuildInsertElement(ctx->ac.builder, result, z, two, "");
4698 } else if (ctx->ac.chip_class == GFX9 &&
4699 instr->op == nir_texop_txs &&
4700 instr->sampler_dim == GLSL_SAMPLER_DIM_1D &&
4701 instr->is_array) {
4702 LLVMValueRef two = LLVMConstInt(ctx->ac.i32, 2, false);
4703 LLVMValueRef layers = LLVMBuildExtractElement(ctx->ac.builder, result, two, "");
4704 result = LLVMBuildInsertElement(ctx->ac.builder, result, layers,
4705 ctx->ac.i32_1, "");
4706 } else if (instr->dest.ssa.num_components != 4)
4707 result = ac_trim_vector(&ctx->ac, result, instr->dest.ssa.num_components);
4708
4709 write_result:
4710 if (result) {
4711 assert(instr->dest.is_ssa);
4712 result = ac_to_integer(&ctx->ac, result);
4713
4714 for (int i = ARRAY_SIZE(wctx); --i >= 0;) {
4715 result = exit_waterfall(ctx, wctx + i, result);
4716 }
4717
4718 ctx->ssa_defs[instr->dest.ssa.index] = result;
4719 }
4720 }
4721
4722 static void visit_phi(struct ac_nir_context *ctx, nir_phi_instr *instr)
4723 {
4724 LLVMTypeRef type = get_def_type(ctx, &instr->dest.ssa);
4725 LLVMValueRef result = LLVMBuildPhi(ctx->ac.builder, type, "");
4726
4727 ctx->ssa_defs[instr->dest.ssa.index] = result;
4728 _mesa_hash_table_insert(ctx->phis, instr, result);
4729 }
4730
4731 static void visit_post_phi(struct ac_nir_context *ctx,
4732 nir_phi_instr *instr,
4733 LLVMValueRef llvm_phi)
4734 {
4735 nir_foreach_phi_src(src, instr) {
4736 LLVMBasicBlockRef block = get_block(ctx, src->pred);
4737 LLVMValueRef llvm_src = get_src(ctx, src->src);
4738
4739 LLVMAddIncoming(llvm_phi, &llvm_src, &block, 1);
4740 }
4741 }
4742
4743 static void phi_post_pass(struct ac_nir_context *ctx)
4744 {
4745 hash_table_foreach(ctx->phis, entry) {
4746 visit_post_phi(ctx, (nir_phi_instr*)entry->key,
4747 (LLVMValueRef)entry->data);
4748 }
4749 }
4750
4751
4752 static void visit_ssa_undef(struct ac_nir_context *ctx,
4753 const nir_ssa_undef_instr *instr)
4754 {
4755 unsigned num_components = instr->def.num_components;
4756 LLVMTypeRef type = LLVMIntTypeInContext(ctx->ac.context, instr->def.bit_size);
4757 LLVMValueRef undef;
4758
4759 if (num_components == 1)
4760 undef = LLVMGetUndef(type);
4761 else {
4762 undef = LLVMGetUndef(LLVMVectorType(type, num_components));
4763 }
4764 ctx->ssa_defs[instr->def.index] = undef;
4765 }
4766
4767 static void visit_jump(struct ac_llvm_context *ctx,
4768 const nir_jump_instr *instr)
4769 {
4770 switch (instr->type) {
4771 case nir_jump_break:
4772 ac_build_break(ctx);
4773 break;
4774 case nir_jump_continue:
4775 ac_build_continue(ctx);
4776 break;
4777 default:
4778 fprintf(stderr, "Unknown NIR jump instr: ");
4779 nir_print_instr(&instr->instr, stderr);
4780 fprintf(stderr, "\n");
4781 abort();
4782 }
4783 }
4784
4785 static LLVMTypeRef
4786 glsl_base_to_llvm_type(struct ac_llvm_context *ac,
4787 enum glsl_base_type type)
4788 {
4789 switch (type) {
4790 case GLSL_TYPE_INT:
4791 case GLSL_TYPE_UINT:
4792 case GLSL_TYPE_BOOL:
4793 case GLSL_TYPE_SUBROUTINE:
4794 return ac->i32;
4795 case GLSL_TYPE_INT8:
4796 case GLSL_TYPE_UINT8:
4797 return ac->i8;
4798 case GLSL_TYPE_INT16:
4799 case GLSL_TYPE_UINT16:
4800 return ac->i16;
4801 case GLSL_TYPE_FLOAT:
4802 return ac->f32;
4803 case GLSL_TYPE_FLOAT16:
4804 return ac->f16;
4805 case GLSL_TYPE_INT64:
4806 case GLSL_TYPE_UINT64:
4807 return ac->i64;
4808 case GLSL_TYPE_DOUBLE:
4809 return ac->f64;
4810 default:
4811 unreachable("unknown GLSL type");
4812 }
4813 }
4814
4815 static LLVMTypeRef
4816 glsl_to_llvm_type(struct ac_llvm_context *ac,
4817 const struct glsl_type *type)
4818 {
4819 if (glsl_type_is_scalar(type)) {
4820 return glsl_base_to_llvm_type(ac, glsl_get_base_type(type));
4821 }
4822
4823 if (glsl_type_is_vector(type)) {
4824 return LLVMVectorType(
4825 glsl_base_to_llvm_type(ac, glsl_get_base_type(type)),
4826 glsl_get_vector_elements(type));
4827 }
4828
4829 if (glsl_type_is_matrix(type)) {
4830 return LLVMArrayType(
4831 glsl_to_llvm_type(ac, glsl_get_column_type(type)),
4832 glsl_get_matrix_columns(type));
4833 }
4834
4835 if (glsl_type_is_array(type)) {
4836 return LLVMArrayType(
4837 glsl_to_llvm_type(ac, glsl_get_array_element(type)),
4838 glsl_get_length(type));
4839 }
4840
4841 assert(glsl_type_is_struct_or_ifc(type));
4842
4843 LLVMTypeRef member_types[glsl_get_length(type)];
4844
4845 for (unsigned i = 0; i < glsl_get_length(type); i++) {
4846 member_types[i] =
4847 glsl_to_llvm_type(ac,
4848 glsl_get_struct_field(type, i));
4849 }
4850
4851 return LLVMStructTypeInContext(ac->context, member_types,
4852 glsl_get_length(type), false);
4853 }
4854
4855 static void visit_deref(struct ac_nir_context *ctx,
4856 nir_deref_instr *instr)
4857 {
4858 if (instr->mode != nir_var_mem_shared &&
4859 instr->mode != nir_var_mem_global)
4860 return;
4861
4862 LLVMValueRef result = NULL;
4863 switch(instr->deref_type) {
4864 case nir_deref_type_var: {
4865 struct hash_entry *entry = _mesa_hash_table_search(ctx->vars, instr->var);
4866 result = entry->data;
4867 break;
4868 }
4869 case nir_deref_type_struct:
4870 if (instr->mode == nir_var_mem_global) {
4871 nir_deref_instr *parent = nir_deref_instr_parent(instr);
4872 uint64_t offset = glsl_get_struct_field_offset(parent->type,
4873 instr->strct.index);
4874 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent),
4875 LLVMConstInt(ctx->ac.i32, offset, 0));
4876 } else {
4877 result = ac_build_gep0(&ctx->ac, get_src(ctx, instr->parent),
4878 LLVMConstInt(ctx->ac.i32, instr->strct.index, 0));
4879 }
4880 break;
4881 case nir_deref_type_array:
4882 if (instr->mode == nir_var_mem_global) {
4883 nir_deref_instr *parent = nir_deref_instr_parent(instr);
4884 unsigned stride = glsl_get_explicit_stride(parent->type);
4885
4886 if ((glsl_type_is_matrix(parent->type) &&
4887 glsl_matrix_type_is_row_major(parent->type)) ||
4888 (glsl_type_is_vector(parent->type) && stride == 0))
4889 stride = type_scalar_size_bytes(parent->type);
4890
4891 assert(stride > 0);
4892 LLVMValueRef index = get_src(ctx, instr->arr.index);
4893 if (LLVMTypeOf(index) != ctx->ac.i64)
4894 index = LLVMBuildZExt(ctx->ac.builder, index, ctx->ac.i64, "");
4895
4896 LLVMValueRef offset = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i64, stride, 0), "");
4897
4898 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent), offset);
4899 } else {
4900 result = ac_build_gep0(&ctx->ac, get_src(ctx, instr->parent),
4901 get_src(ctx, instr->arr.index));
4902 }
4903 break;
4904 case nir_deref_type_ptr_as_array:
4905 if (instr->mode == nir_var_mem_global) {
4906 unsigned stride = nir_deref_instr_ptr_as_array_stride(instr);
4907
4908 LLVMValueRef index = get_src(ctx, instr->arr.index);
4909 if (LLVMTypeOf(index) != ctx->ac.i64)
4910 index = LLVMBuildZExt(ctx->ac.builder, index, ctx->ac.i64, "");
4911
4912 LLVMValueRef offset = LLVMBuildMul(ctx->ac.builder, index, LLVMConstInt(ctx->ac.i64, stride, 0), "");
4913
4914 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent), offset);
4915 } else {
4916 result = ac_build_gep_ptr(&ctx->ac, get_src(ctx, instr->parent),
4917 get_src(ctx, instr->arr.index));
4918 }
4919 break;
4920 case nir_deref_type_cast: {
4921 result = get_src(ctx, instr->parent);
4922
4923 /* We can't use the structs from LLVM because the shader
4924 * specifies its own offsets. */
4925 LLVMTypeRef pointee_type = ctx->ac.i8;
4926 if (instr->mode == nir_var_mem_shared)
4927 pointee_type = glsl_to_llvm_type(&ctx->ac, instr->type);
4928
4929 unsigned address_space;
4930
4931 switch(instr->mode) {
4932 case nir_var_mem_shared:
4933 address_space = AC_ADDR_SPACE_LDS;
4934 break;
4935 case nir_var_mem_global:
4936 address_space = AC_ADDR_SPACE_GLOBAL;
4937 break;
4938 default:
4939 unreachable("Unhandled address space");
4940 }
4941
4942 LLVMTypeRef type = LLVMPointerType(pointee_type, address_space);
4943
4944 if (LLVMTypeOf(result) != type) {
4945 if (LLVMGetTypeKind(LLVMTypeOf(result)) == LLVMVectorTypeKind) {
4946 result = LLVMBuildBitCast(ctx->ac.builder, result,
4947 type, "");
4948 } else {
4949 result = LLVMBuildIntToPtr(ctx->ac.builder, result,
4950 type, "");
4951 }
4952 }
4953 break;
4954 }
4955 default:
4956 unreachable("Unhandled deref_instr deref type");
4957 }
4958
4959 ctx->ssa_defs[instr->dest.ssa.index] = result;
4960 }
4961
4962 static void visit_cf_list(struct ac_nir_context *ctx,
4963 struct exec_list *list);
4964
4965 static void visit_block(struct ac_nir_context *ctx, nir_block *block)
4966 {
4967 nir_foreach_instr(instr, block)
4968 {
4969 switch (instr->type) {
4970 case nir_instr_type_alu:
4971 visit_alu(ctx, nir_instr_as_alu(instr));
4972 break;
4973 case nir_instr_type_load_const:
4974 visit_load_const(ctx, nir_instr_as_load_const(instr));
4975 break;
4976 case nir_instr_type_intrinsic:
4977 visit_intrinsic(ctx, nir_instr_as_intrinsic(instr));
4978 break;
4979 case nir_instr_type_tex:
4980 visit_tex(ctx, nir_instr_as_tex(instr));
4981 break;
4982 case nir_instr_type_phi:
4983 visit_phi(ctx, nir_instr_as_phi(instr));
4984 break;
4985 case nir_instr_type_ssa_undef:
4986 visit_ssa_undef(ctx, nir_instr_as_ssa_undef(instr));
4987 break;
4988 case nir_instr_type_jump:
4989 visit_jump(&ctx->ac, nir_instr_as_jump(instr));
4990 break;
4991 case nir_instr_type_deref:
4992 visit_deref(ctx, nir_instr_as_deref(instr));
4993 break;
4994 default:
4995 fprintf(stderr, "Unknown NIR instr type: ");
4996 nir_print_instr(instr, stderr);
4997 fprintf(stderr, "\n");
4998 abort();
4999 }
5000 }
5001
5002 _mesa_hash_table_insert(ctx->defs, block,
5003 LLVMGetInsertBlock(ctx->ac.builder));
5004 }
5005
5006 static void visit_if(struct ac_nir_context *ctx, nir_if *if_stmt)
5007 {
5008 LLVMValueRef value = get_src(ctx, if_stmt->condition);
5009
5010 nir_block *then_block =
5011 (nir_block *) exec_list_get_head(&if_stmt->then_list);
5012
5013 ac_build_uif(&ctx->ac, value, then_block->index);
5014
5015 visit_cf_list(ctx, &if_stmt->then_list);
5016
5017 if (!exec_list_is_empty(&if_stmt->else_list)) {
5018 nir_block *else_block =
5019 (nir_block *) exec_list_get_head(&if_stmt->else_list);
5020
5021 ac_build_else(&ctx->ac, else_block->index);
5022 visit_cf_list(ctx, &if_stmt->else_list);
5023 }
5024
5025 ac_build_endif(&ctx->ac, then_block->index);
5026 }
5027
5028 static void visit_loop(struct ac_nir_context *ctx, nir_loop *loop)
5029 {
5030 nir_block *first_loop_block =
5031 (nir_block *) exec_list_get_head(&loop->body);
5032
5033 ac_build_bgnloop(&ctx->ac, first_loop_block->index);
5034
5035 visit_cf_list(ctx, &loop->body);
5036
5037 ac_build_endloop(&ctx->ac, first_loop_block->index);
5038 }
5039
5040 static void visit_cf_list(struct ac_nir_context *ctx,
5041 struct exec_list *list)
5042 {
5043 foreach_list_typed(nir_cf_node, node, node, list)
5044 {
5045 switch (node->type) {
5046 case nir_cf_node_block:
5047 visit_block(ctx, nir_cf_node_as_block(node));
5048 break;
5049
5050 case nir_cf_node_if:
5051 visit_if(ctx, nir_cf_node_as_if(node));
5052 break;
5053
5054 case nir_cf_node_loop:
5055 visit_loop(ctx, nir_cf_node_as_loop(node));
5056 break;
5057
5058 default:
5059 assert(0);
5060 }
5061 }
5062 }
5063
5064 void
5065 ac_handle_shader_output_decl(struct ac_llvm_context *ctx,
5066 struct ac_shader_abi *abi,
5067 struct nir_shader *nir,
5068 struct nir_variable *variable,
5069 gl_shader_stage stage)
5070 {
5071 unsigned output_loc = variable->data.driver_location / 4;
5072 unsigned attrib_count = glsl_count_attribute_slots(variable->type, false);
5073
5074 /* tess ctrl has it's own load/store paths for outputs */
5075 if (stage == MESA_SHADER_TESS_CTRL)
5076 return;
5077
5078 if (stage == MESA_SHADER_VERTEX ||
5079 stage == MESA_SHADER_TESS_EVAL ||
5080 stage == MESA_SHADER_GEOMETRY) {
5081 int idx = variable->data.location + variable->data.index;
5082 if (idx == VARYING_SLOT_CLIP_DIST0) {
5083 int length = nir->info.clip_distance_array_size +
5084 nir->info.cull_distance_array_size;
5085
5086 if (length > 4)
5087 attrib_count = 2;
5088 else
5089 attrib_count = 1;
5090 }
5091 }
5092
5093 bool is_16bit = glsl_type_is_16bit(glsl_without_array(variable->type));
5094 LLVMTypeRef type = is_16bit ? ctx->f16 : ctx->f32;
5095 for (unsigned i = 0; i < attrib_count; ++i) {
5096 for (unsigned chan = 0; chan < 4; chan++) {
5097 abi->outputs[ac_llvm_reg_index_soa(output_loc + i, chan)] =
5098 ac_build_alloca_undef(ctx, type, "");
5099 }
5100 }
5101 }
5102
5103 static void
5104 setup_locals(struct ac_nir_context *ctx,
5105 struct nir_function *func)
5106 {
5107 int i, j;
5108 ctx->num_locals = 0;
5109 nir_foreach_variable(variable, &func->impl->locals) {
5110 unsigned attrib_count = glsl_count_attribute_slots(variable->type, false);
5111 variable->data.driver_location = ctx->num_locals * 4;
5112 variable->data.location_frac = 0;
5113 ctx->num_locals += attrib_count;
5114 }
5115 ctx->locals = malloc(4 * ctx->num_locals * sizeof(LLVMValueRef));
5116 if (!ctx->locals)
5117 return;
5118
5119 for (i = 0; i < ctx->num_locals; i++) {
5120 for (j = 0; j < 4; j++) {
5121 ctx->locals[i * 4 + j] =
5122 ac_build_alloca_undef(&ctx->ac, ctx->ac.f32, "temp");
5123 }
5124 }
5125 }
5126
5127 static void
5128 setup_scratch(struct ac_nir_context *ctx,
5129 struct nir_shader *shader)
5130 {
5131 if (shader->scratch_size == 0)
5132 return;
5133
5134 ctx->scratch = ac_build_alloca_undef(&ctx->ac,
5135 LLVMArrayType(ctx->ac.i8, shader->scratch_size),
5136 "scratch");
5137 }
5138
5139 static void
5140 setup_constant_data(struct ac_nir_context *ctx,
5141 struct nir_shader *shader)
5142 {
5143 if (!shader->constant_data)
5144 return;
5145
5146 LLVMValueRef data =
5147 LLVMConstStringInContext(ctx->ac.context,
5148 shader->constant_data,
5149 shader->constant_data_size,
5150 true);
5151 LLVMTypeRef type = LLVMArrayType(ctx->ac.i8, shader->constant_data_size);
5152
5153 /* We want to put the constant data in the CONST address space so that
5154 * we can use scalar loads. However, LLVM versions before 10 put these
5155 * variables in the same section as the code, which is unacceptable
5156 * for RadeonSI as it needs to relocate all the data sections after
5157 * the code sections. See https://reviews.llvm.org/D65813.
5158 */
5159 unsigned address_space =
5160 LLVM_VERSION_MAJOR < 10 ? AC_ADDR_SPACE_GLOBAL : AC_ADDR_SPACE_CONST;
5161
5162 LLVMValueRef global =
5163 LLVMAddGlobalInAddressSpace(ctx->ac.module, type,
5164 "const_data",
5165 address_space);
5166
5167 LLVMSetInitializer(global, data);
5168 LLVMSetGlobalConstant(global, true);
5169 LLVMSetVisibility(global, LLVMHiddenVisibility);
5170 ctx->constant_data = global;
5171 }
5172
5173 static void
5174 setup_shared(struct ac_nir_context *ctx,
5175 struct nir_shader *nir)
5176 {
5177 if (ctx->ac.lds)
5178 return;
5179
5180 LLVMTypeRef type = LLVMArrayType(ctx->ac.i8,
5181 nir->info.cs.shared_size);
5182
5183 LLVMValueRef lds =
5184 LLVMAddGlobalInAddressSpace(ctx->ac.module, type,
5185 "compute_lds",
5186 AC_ADDR_SPACE_LDS);
5187 LLVMSetAlignment(lds, 64 * 1024);
5188
5189 ctx->ac.lds = LLVMBuildBitCast(ctx->ac.builder, lds,
5190 LLVMPointerType(ctx->ac.i8,
5191 AC_ADDR_SPACE_LDS), "");
5192 }
5193
5194 void ac_nir_translate(struct ac_llvm_context *ac, struct ac_shader_abi *abi,
5195 const struct ac_shader_args *args, struct nir_shader *nir)
5196 {
5197 struct ac_nir_context ctx = {};
5198 struct nir_function *func;
5199
5200 ctx.ac = *ac;
5201 ctx.abi = abi;
5202 ctx.args = args;
5203
5204 ctx.stage = nir->info.stage;
5205 ctx.info = &nir->info;
5206
5207 ctx.main_function = LLVMGetBasicBlockParent(LLVMGetInsertBlock(ctx.ac.builder));
5208
5209 nir_foreach_variable(variable, &nir->outputs)
5210 ac_handle_shader_output_decl(&ctx.ac, ctx.abi, nir, variable,
5211 ctx.stage);
5212
5213 ctx.defs = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
5214 _mesa_key_pointer_equal);
5215 ctx.phis = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
5216 _mesa_key_pointer_equal);
5217 ctx.vars = _mesa_hash_table_create(NULL, _mesa_hash_pointer,
5218 _mesa_key_pointer_equal);
5219
5220 func = (struct nir_function *)exec_list_get_head(&nir->functions);
5221
5222 nir_index_ssa_defs(func->impl);
5223 ctx.ssa_defs = calloc(func->impl->ssa_alloc, sizeof(LLVMValueRef));
5224
5225 setup_locals(&ctx, func);
5226 setup_scratch(&ctx, nir);
5227 setup_constant_data(&ctx, nir);
5228
5229 if (gl_shader_stage_is_compute(nir->info.stage))
5230 setup_shared(&ctx, nir);
5231
5232 if (nir->info.stage == MESA_SHADER_FRAGMENT && nir->info.fs.uses_demote) {
5233 ctx.ac.postponed_kill = ac_build_alloca_undef(&ctx.ac, ac->i1, "");
5234 /* true = don't kill. */
5235 LLVMBuildStore(ctx.ac.builder, ctx.ac.i1true, ctx.ac.postponed_kill);
5236 }
5237
5238 visit_cf_list(&ctx, &func->impl->body);
5239 phi_post_pass(&ctx);
5240
5241 if (ctx.ac.postponed_kill)
5242 ac_build_kill_if_false(&ctx.ac, LLVMBuildLoad(ctx.ac.builder,
5243 ctx.ac.postponed_kill, ""));
5244
5245 if (!gl_shader_stage_is_compute(nir->info.stage))
5246 ctx.abi->emit_outputs(ctx.abi, AC_LLVM_MAX_OUTPUTS,
5247 ctx.abi->outputs);
5248
5249 free(ctx.locals);
5250 free(ctx.ssa_defs);
5251 ralloc_free(ctx.defs);
5252 ralloc_free(ctx.phis);
5253 ralloc_free(ctx.vars);
5254 }
5255
5256 bool
5257 ac_lower_indirect_derefs(struct nir_shader *nir, enum chip_class chip_class)
5258 {
5259 bool progress = false;
5260
5261 /* Lower large variables to scratch first so that we won't bloat the
5262 * shader by generating large if ladders for them. We later lower
5263 * scratch to alloca's, assuming LLVM won't generate VGPR indexing.
5264 */
5265 NIR_PASS(progress, nir, nir_lower_vars_to_scratch,
5266 nir_var_function_temp,
5267 256,
5268 glsl_get_natural_size_align_bytes);
5269
5270 /* While it would be nice not to have this flag, we are constrained
5271 * by the reality that LLVM 9.0 has buggy VGPR indexing on GFX9.
5272 */
5273 bool llvm_has_working_vgpr_indexing = chip_class != GFX9;
5274
5275 /* TODO: Indirect indexing of GS inputs is unimplemented.
5276 *
5277 * TCS and TES load inputs directly from LDS or offchip memory, so
5278 * indirect indexing is trivial.
5279 */
5280 nir_variable_mode indirect_mask = 0;
5281 if (nir->info.stage == MESA_SHADER_GEOMETRY ||
5282 (nir->info.stage != MESA_SHADER_TESS_CTRL &&
5283 nir->info.stage != MESA_SHADER_TESS_EVAL &&
5284 !llvm_has_working_vgpr_indexing)) {
5285 indirect_mask |= nir_var_shader_in;
5286 }
5287 if (!llvm_has_working_vgpr_indexing &&
5288 nir->info.stage != MESA_SHADER_TESS_CTRL)
5289 indirect_mask |= nir_var_shader_out;
5290
5291 /* TODO: We shouldn't need to do this, however LLVM isn't currently
5292 * smart enough to handle indirects without causing excess spilling
5293 * causing the gpu to hang.
5294 *
5295 * See the following thread for more details of the problem:
5296 * https://lists.freedesktop.org/archives/mesa-dev/2017-July/162106.html
5297 */
5298 indirect_mask |= nir_var_function_temp;
5299
5300 progress |= nir_lower_indirect_derefs(nir, indirect_mask);
5301 return progress;
5302 }
5303
5304 static unsigned
5305 get_inst_tessfactor_writemask(nir_intrinsic_instr *intrin)
5306 {
5307 if (intrin->intrinsic != nir_intrinsic_store_deref)
5308 return 0;
5309
5310 nir_variable *var =
5311 nir_deref_instr_get_variable(nir_src_as_deref(intrin->src[0]));
5312
5313 if (var->data.mode != nir_var_shader_out)
5314 return 0;
5315
5316 unsigned writemask = 0;
5317 const int location = var->data.location;
5318 unsigned first_component = var->data.location_frac;
5319 unsigned num_comps = intrin->dest.ssa.num_components;
5320
5321 if (location == VARYING_SLOT_TESS_LEVEL_INNER)
5322 writemask = ((1 << (num_comps + 1)) - 1) << first_component;
5323 else if (location == VARYING_SLOT_TESS_LEVEL_OUTER)
5324 writemask = (((1 << (num_comps + 1)) - 1) << first_component) << 4;
5325
5326 return writemask;
5327 }
5328
5329 static void
5330 scan_tess_ctrl(nir_cf_node *cf_node, unsigned *upper_block_tf_writemask,
5331 unsigned *cond_block_tf_writemask,
5332 bool *tessfactors_are_def_in_all_invocs, bool is_nested_cf)
5333 {
5334 switch (cf_node->type) {
5335 case nir_cf_node_block: {
5336 nir_block *block = nir_cf_node_as_block(cf_node);
5337 nir_foreach_instr(instr, block) {
5338 if (instr->type != nir_instr_type_intrinsic)
5339 continue;
5340
5341 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr);
5342 if (intrin->intrinsic == nir_intrinsic_control_barrier) {
5343
5344 /* If we find a barrier in nested control flow put this in the
5345 * too hard basket. In GLSL this is not possible but it is in
5346 * SPIR-V.
5347 */
5348 if (is_nested_cf) {
5349 *tessfactors_are_def_in_all_invocs = false;
5350 return;
5351 }
5352
5353 /* The following case must be prevented:
5354 * gl_TessLevelInner = ...;
5355 * barrier();
5356 * if (gl_InvocationID == 1)
5357 * gl_TessLevelInner = ...;
5358 *
5359 * If you consider disjoint code segments separated by barriers, each
5360 * such segment that writes tess factor channels should write the same
5361 * channels in all codepaths within that segment.
5362 */
5363 if (upper_block_tf_writemask || cond_block_tf_writemask) {
5364 /* Accumulate the result: */
5365 *tessfactors_are_def_in_all_invocs &=
5366 !(*cond_block_tf_writemask & ~(*upper_block_tf_writemask));
5367
5368 /* Analyze the next code segment from scratch. */
5369 *upper_block_tf_writemask = 0;
5370 *cond_block_tf_writemask = 0;
5371 }
5372 } else
5373 *upper_block_tf_writemask |= get_inst_tessfactor_writemask(intrin);
5374 }
5375
5376 break;
5377 }
5378 case nir_cf_node_if: {
5379 unsigned then_tessfactor_writemask = 0;
5380 unsigned else_tessfactor_writemask = 0;
5381
5382 nir_if *if_stmt = nir_cf_node_as_if(cf_node);
5383 foreach_list_typed(nir_cf_node, nested_node, node, &if_stmt->then_list) {
5384 scan_tess_ctrl(nested_node, &then_tessfactor_writemask,
5385 cond_block_tf_writemask,
5386 tessfactors_are_def_in_all_invocs, true);
5387 }
5388
5389 foreach_list_typed(nir_cf_node, nested_node, node, &if_stmt->else_list) {
5390 scan_tess_ctrl(nested_node, &else_tessfactor_writemask,
5391 cond_block_tf_writemask,
5392 tessfactors_are_def_in_all_invocs, true);
5393 }
5394
5395 if (then_tessfactor_writemask || else_tessfactor_writemask) {
5396 /* If both statements write the same tess factor channels,
5397 * we can say that the upper block writes them too.
5398 */
5399 *upper_block_tf_writemask |= then_tessfactor_writemask &
5400 else_tessfactor_writemask;
5401 *cond_block_tf_writemask |= then_tessfactor_writemask |
5402 else_tessfactor_writemask;
5403 }
5404
5405 break;
5406 }
5407 case nir_cf_node_loop: {
5408 nir_loop *loop = nir_cf_node_as_loop(cf_node);
5409 foreach_list_typed(nir_cf_node, nested_node, node, &loop->body) {
5410 scan_tess_ctrl(nested_node, cond_block_tf_writemask,
5411 cond_block_tf_writemask,
5412 tessfactors_are_def_in_all_invocs, true);
5413 }
5414
5415 break;
5416 }
5417 default:
5418 unreachable("unknown cf node type");
5419 }
5420 }
5421
5422 bool
5423 ac_are_tessfactors_def_in_all_invocs(const struct nir_shader *nir)
5424 {
5425 assert(nir->info.stage == MESA_SHADER_TESS_CTRL);
5426
5427 /* The pass works as follows:
5428 * If all codepaths write tess factors, we can say that all
5429 * invocations define tess factors.
5430 *
5431 * Each tess factor channel is tracked separately.
5432 */
5433 unsigned main_block_tf_writemask = 0; /* if main block writes tess factors */
5434 unsigned cond_block_tf_writemask = 0; /* if cond block writes tess factors */
5435
5436 /* Initial value = true. Here the pass will accumulate results from
5437 * multiple segments surrounded by barriers. If tess factors aren't
5438 * written at all, it's a shader bug and we don't care if this will be
5439 * true.
5440 */
5441 bool tessfactors_are_def_in_all_invocs = true;
5442
5443 nir_foreach_function(function, nir) {
5444 if (function->impl) {
5445 foreach_list_typed(nir_cf_node, node, node, &function->impl->body) {
5446 scan_tess_ctrl(node, &main_block_tf_writemask,
5447 &cond_block_tf_writemask,
5448 &tessfactors_are_def_in_all_invocs,
5449 false);
5450 }
5451 }
5452 }
5453
5454 /* Accumulate the result for the last code segment separated by a
5455 * barrier.
5456 */
5457 if (main_block_tf_writemask || cond_block_tf_writemask) {
5458 tessfactors_are_def_in_all_invocs &=
5459 !(cond_block_tf_writemask & ~main_block_tf_writemask);
5460 }
5461
5462 return tessfactors_are_def_in_all_invocs;
5463 }