2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
28 #include "util/mesa-sha1.h"
29 #include "util/u_atomic.h"
30 #include "radv_private.h"
32 #include "nir/nir_builder.h"
33 #include "spirv/nir_spirv.h"
35 #include <llvm-c/Core.h>
36 #include <llvm-c/TargetMachine.h>
40 #include "r600d_common.h"
41 #include "ac_binary.h"
42 #include "ac_llvm_util.h"
43 #include "ac_nir_to_llvm.h"
44 #include "vk_format.h"
45 #include "util/debug.h"
46 #include "ac_exp_param.h"
48 void radv_shader_variant_destroy(struct radv_device
*device
,
49 struct radv_shader_variant
*variant
);
51 static const struct nir_shader_compiler_options nir_options
= {
52 .vertex_id_zero_based
= true,
58 .lower_pack_snorm_2x16
= true,
59 .lower_pack_snorm_4x8
= true,
60 .lower_pack_unorm_2x16
= true,
61 .lower_pack_unorm_4x8
= true,
62 .lower_unpack_snorm_2x16
= true,
63 .lower_unpack_snorm_4x8
= true,
64 .lower_unpack_unorm_2x16
= true,
65 .lower_unpack_unorm_4x8
= true,
66 .lower_extract_byte
= true,
67 .lower_extract_word
= true,
68 .max_unroll_iterations
= 32
71 VkResult
radv_CreateShaderModule(
73 const VkShaderModuleCreateInfo
* pCreateInfo
,
74 const VkAllocationCallbacks
* pAllocator
,
75 VkShaderModule
* pShaderModule
)
77 RADV_FROM_HANDLE(radv_device
, device
, _device
);
78 struct radv_shader_module
*module
;
80 assert(pCreateInfo
->sType
== VK_STRUCTURE_TYPE_SHADER_MODULE_CREATE_INFO
);
81 assert(pCreateInfo
->flags
== 0);
83 module
= vk_alloc2(&device
->alloc
, pAllocator
,
84 sizeof(*module
) + pCreateInfo
->codeSize
, 8,
85 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
87 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY
);
90 module
->size
= pCreateInfo
->codeSize
;
91 memcpy(module
->data
, pCreateInfo
->pCode
, module
->size
);
93 _mesa_sha1_compute(module
->data
, module
->size
, module
->sha1
);
95 *pShaderModule
= radv_shader_module_to_handle(module
);
100 void radv_DestroyShaderModule(
102 VkShaderModule _module
,
103 const VkAllocationCallbacks
* pAllocator
)
105 RADV_FROM_HANDLE(radv_device
, device
, _device
);
106 RADV_FROM_HANDLE(radv_shader_module
, module
, _module
);
111 vk_free2(&device
->alloc
, pAllocator
, module
);
116 radv_pipeline_destroy(struct radv_device
*device
,
117 struct radv_pipeline
*pipeline
,
118 const VkAllocationCallbacks
* allocator
)
120 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; ++i
)
121 if (pipeline
->shaders
[i
])
122 radv_shader_variant_destroy(device
, pipeline
->shaders
[i
]);
124 if (pipeline
->gs_copy_shader
)
125 radv_shader_variant_destroy(device
, pipeline
->gs_copy_shader
);
127 vk_free2(&device
->alloc
, allocator
, pipeline
);
130 void radv_DestroyPipeline(
132 VkPipeline _pipeline
,
133 const VkAllocationCallbacks
* pAllocator
)
135 RADV_FROM_HANDLE(radv_device
, device
, _device
);
136 RADV_FROM_HANDLE(radv_pipeline
, pipeline
, _pipeline
);
141 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
146 radv_optimize_nir(struct nir_shader
*shader
)
153 NIR_PASS_V(shader
, nir_lower_vars_to_ssa
);
154 NIR_PASS_V(shader
, nir_lower_alu_to_scalar
);
155 NIR_PASS_V(shader
, nir_lower_phis_to_scalar
);
157 NIR_PASS(progress
, shader
, nir_copy_prop
);
158 NIR_PASS(progress
, shader
, nir_opt_remove_phis
);
159 NIR_PASS(progress
, shader
, nir_opt_dce
);
160 if (nir_opt_trivial_continues(shader
)) {
162 NIR_PASS(progress
, shader
, nir_copy_prop
);
163 NIR_PASS(progress
, shader
, nir_opt_dce
);
165 NIR_PASS(progress
, shader
, nir_opt_if
);
166 NIR_PASS(progress
, shader
, nir_opt_dead_cf
);
167 NIR_PASS(progress
, shader
, nir_opt_cse
);
168 NIR_PASS(progress
, shader
, nir_opt_peephole_select
, 8);
169 NIR_PASS(progress
, shader
, nir_opt_algebraic
);
170 NIR_PASS(progress
, shader
, nir_opt_constant_folding
);
171 NIR_PASS(progress
, shader
, nir_opt_undef
);
172 NIR_PASS(progress
, shader
, nir_opt_conditional_discard
);
173 if (shader
->options
->max_unroll_iterations
) {
174 NIR_PASS(progress
, shader
, nir_opt_loop_unroll
, 0);
180 radv_shader_compile_to_nir(struct radv_device
*device
,
181 struct radv_shader_module
*module
,
182 const char *entrypoint_name
,
183 gl_shader_stage stage
,
184 const VkSpecializationInfo
*spec_info
,
187 if (strcmp(entrypoint_name
, "main") != 0) {
188 radv_finishme("Multiple shaders per module not really supported");
192 nir_function
*entry_point
;
194 /* Some things such as our meta clear/blit code will give us a NIR
195 * shader directly. In that case, we just ignore the SPIR-V entirely
196 * and just use the NIR shader */
198 nir
->options
= &nir_options
;
199 nir_validate_shader(nir
);
201 assert(exec_list_length(&nir
->functions
) == 1);
202 struct exec_node
*node
= exec_list_get_head(&nir
->functions
);
203 entry_point
= exec_node_data(nir_function
, node
, node
);
205 uint32_t *spirv
= (uint32_t *) module
->data
;
206 assert(module
->size
% 4 == 0);
208 uint32_t num_spec_entries
= 0;
209 struct nir_spirv_specialization
*spec_entries
= NULL
;
210 if (spec_info
&& spec_info
->mapEntryCount
> 0) {
211 num_spec_entries
= spec_info
->mapEntryCount
;
212 spec_entries
= malloc(num_spec_entries
* sizeof(*spec_entries
));
213 for (uint32_t i
= 0; i
< num_spec_entries
; i
++) {
214 VkSpecializationMapEntry entry
= spec_info
->pMapEntries
[i
];
215 const void *data
= spec_info
->pData
+ entry
.offset
;
216 assert(data
+ entry
.size
<= spec_info
->pData
+ spec_info
->dataSize
);
218 spec_entries
[i
].id
= spec_info
->pMapEntries
[i
].constantID
;
219 if (spec_info
->dataSize
== 8)
220 spec_entries
[i
].data64
= *(const uint64_t *)data
;
222 spec_entries
[i
].data32
= *(const uint32_t *)data
;
225 const struct nir_spirv_supported_extensions supported_ext
= {
226 .draw_parameters
= true,
228 .image_read_without_format
= true,
229 .image_write_without_format
= true,
230 .tessellation
= true,
232 entry_point
= spirv_to_nir(spirv
, module
->size
/ 4,
233 spec_entries
, num_spec_entries
,
234 stage
, entrypoint_name
, &supported_ext
, &nir_options
);
235 nir
= entry_point
->shader
;
236 assert(nir
->stage
== stage
);
237 nir_validate_shader(nir
);
241 /* We have to lower away local constant initializers right before we
242 * inline functions. That way they get properly initialized at the top
243 * of the function and not at the top of its caller.
245 NIR_PASS_V(nir
, nir_lower_constant_initializers
, nir_var_local
);
246 NIR_PASS_V(nir
, nir_lower_returns
);
247 NIR_PASS_V(nir
, nir_inline_functions
);
249 /* Pick off the single entrypoint that we want */
250 foreach_list_typed_safe(nir_function
, func
, node
, &nir
->functions
) {
251 if (func
!= entry_point
)
252 exec_node_remove(&func
->node
);
254 assert(exec_list_length(&nir
->functions
) == 1);
255 entry_point
->name
= ralloc_strdup(entry_point
, "main");
257 NIR_PASS_V(nir
, nir_remove_dead_variables
,
258 nir_var_shader_in
| nir_var_shader_out
| nir_var_system_value
);
260 /* Now that we've deleted all but the main function, we can go ahead and
261 * lower the rest of the constant initializers.
263 NIR_PASS_V(nir
, nir_lower_constant_initializers
, ~0);
264 NIR_PASS_V(nir
, nir_lower_system_values
);
265 NIR_PASS_V(nir
, nir_lower_clip_cull_distance_arrays
);
268 /* Vulkan uses the separate-shader linking model */
269 nir
->info
.separate_shader
= true;
271 nir_shader_gather_info(nir
, entry_point
->impl
);
273 nir_variable_mode indirect_mask
= 0;
274 indirect_mask
|= nir_var_shader_in
;
275 indirect_mask
|= nir_var_local
;
277 nir_lower_indirect_derefs(nir
, indirect_mask
);
279 static const nir_lower_tex_options tex_options
= {
283 nir_lower_tex(nir
, &tex_options
);
285 nir_lower_vars_to_ssa(nir
);
286 nir_lower_var_copies(nir
);
287 nir_lower_global_vars_to_local(nir
);
288 nir_remove_dead_variables(nir
, nir_var_local
);
289 radv_optimize_nir(nir
);
292 nir_print_shader(nir
, stderr
);
297 static const char *radv_get_shader_name(struct radv_shader_variant
*var
,
298 gl_shader_stage stage
)
301 case MESA_SHADER_VERTEX
: return var
->info
.vs
.as_ls
? "Vertex Shader as LS" : var
->info
.vs
.as_es
? "Vertex Shader as ES" : "Vertex Shader as VS";
302 case MESA_SHADER_GEOMETRY
: return "Geometry Shader";
303 case MESA_SHADER_FRAGMENT
: return "Pixel Shader";
304 case MESA_SHADER_COMPUTE
: return "Compute Shader";
305 case MESA_SHADER_TESS_CTRL
: return "Tessellation Control Shader";
306 case MESA_SHADER_TESS_EVAL
: return var
->info
.tes
.as_es
? "Tessellation Evaluation Shader as ES" : "Tessellation Evaluation Shader as VS";
308 return "Unknown shader";
312 static void radv_dump_pipeline_stats(struct radv_device
*device
, struct radv_pipeline
*pipeline
)
314 unsigned lds_increment
= device
->physical_device
->rad_info
.chip_class
>= CIK
? 512 : 256;
315 struct radv_shader_variant
*var
;
316 struct ac_shader_config
*conf
;
319 unsigned max_simd_waves
= 10;
320 unsigned lds_per_wave
= 0;
322 for (i
= 0; i
< MESA_SHADER_STAGES
; i
++) {
323 if (!pipeline
->shaders
[i
])
325 var
= pipeline
->shaders
[i
];
329 if (i
== MESA_SHADER_FRAGMENT
) {
330 lds_per_wave
= conf
->lds_size
* lds_increment
+
331 align(var
->info
.fs
.num_interp
* 48, lds_increment
);
334 if (conf
->num_sgprs
) {
335 if (device
->physical_device
->rad_info
.chip_class
>= VI
)
336 max_simd_waves
= MIN2(max_simd_waves
, 800 / conf
->num_sgprs
);
338 max_simd_waves
= MIN2(max_simd_waves
, 512 / conf
->num_sgprs
);
342 max_simd_waves
= MIN2(max_simd_waves
, 256 / conf
->num_vgprs
);
344 /* LDS is 64KB per CU (4 SIMDs), divided into 16KB blocks per SIMD
348 max_simd_waves
= MIN2(max_simd_waves
, 16384 / lds_per_wave
);
350 fprintf(file
, "\n%s:\n",
351 radv_get_shader_name(var
, i
));
352 if (i
== MESA_SHADER_FRAGMENT
) {
353 fprintf(file
, "*** SHADER CONFIG ***\n"
354 "SPI_PS_INPUT_ADDR = 0x%04x\n"
355 "SPI_PS_INPUT_ENA = 0x%04x\n",
356 conf
->spi_ps_input_addr
, conf
->spi_ps_input_ena
);
358 fprintf(file
, "*** SHADER STATS ***\n"
361 "Spilled SGPRs: %d\n"
362 "Spilled VGPRs: %d\n"
363 "Code Size: %d bytes\n"
365 "Scratch: %d bytes per wave\n"
367 "********************\n\n\n",
368 conf
->num_sgprs
, conf
->num_vgprs
,
369 conf
->spilled_sgprs
, conf
->spilled_vgprs
, var
->code_size
,
370 conf
->lds_size
, conf
->scratch_bytes_per_wave
,
375 void radv_shader_variant_destroy(struct radv_device
*device
,
376 struct radv_shader_variant
*variant
)
378 if (!p_atomic_dec_zero(&variant
->ref_count
))
381 device
->ws
->buffer_destroy(variant
->bo
);
385 static void radv_fill_shader_variant(struct radv_device
*device
,
386 struct radv_shader_variant
*variant
,
387 struct ac_shader_binary
*binary
,
388 gl_shader_stage stage
)
390 bool scratch_enabled
= variant
->config
.scratch_bytes_per_wave
> 0;
391 unsigned vgpr_comp_cnt
= 0;
393 if (scratch_enabled
&& !device
->llvm_supports_spill
)
394 radv_finishme("shader scratch support only available with LLVM 4.0");
396 variant
->code_size
= binary
->code_size
;
397 variant
->rsrc2
= S_00B12C_USER_SGPR(variant
->info
.num_user_sgprs
) |
398 S_00B12C_SCRATCH_EN(scratch_enabled
);
401 case MESA_SHADER_TESS_EVAL
:
404 case MESA_SHADER_TESS_CTRL
:
405 variant
->rsrc2
|= S_00B42C_OC_LDS_EN(1);
407 case MESA_SHADER_VERTEX
:
408 case MESA_SHADER_GEOMETRY
:
409 vgpr_comp_cnt
= variant
->info
.vs
.vgpr_comp_cnt
;
411 case MESA_SHADER_FRAGMENT
:
413 case MESA_SHADER_COMPUTE
:
415 S_00B84C_TGID_X_EN(1) | S_00B84C_TGID_Y_EN(1) |
416 S_00B84C_TGID_Z_EN(1) | S_00B84C_TIDIG_COMP_CNT(2) |
417 S_00B84C_TG_SIZE_EN(1) |
418 S_00B84C_LDS_SIZE(variant
->config
.lds_size
);
421 unreachable("unsupported shader type");
425 variant
->rsrc1
= S_00B848_VGPRS((variant
->config
.num_vgprs
- 1) / 4) |
426 S_00B848_SGPRS((variant
->config
.num_sgprs
- 1) / 8) |
427 S_00B128_VGPR_COMP_CNT(vgpr_comp_cnt
) |
428 S_00B848_DX10_CLAMP(1) |
429 S_00B848_FLOAT_MODE(variant
->config
.float_mode
);
431 variant
->bo
= device
->ws
->buffer_create(device
->ws
, binary
->code_size
, 256,
432 RADEON_DOMAIN_VRAM
, RADEON_FLAG_CPU_ACCESS
);
434 void *ptr
= device
->ws
->buffer_map(variant
->bo
);
435 memcpy(ptr
, binary
->code
, binary
->code_size
);
436 device
->ws
->buffer_unmap(variant
->bo
);
441 static struct radv_shader_variant
*radv_shader_variant_create(struct radv_device
*device
,
442 struct nir_shader
*shader
,
443 struct radv_pipeline_layout
*layout
,
444 const union ac_shader_variant_key
*key
,
446 unsigned *code_size_out
,
449 struct radv_shader_variant
*variant
= calloc(1, sizeof(struct radv_shader_variant
));
450 enum radeon_family chip_family
= device
->physical_device
->rad_info
.family
;
451 LLVMTargetMachineRef tm
;
455 struct ac_nir_compiler_options options
= {0};
456 options
.layout
= layout
;
460 struct ac_shader_binary binary
;
462 options
.unsafe_math
= !!(device
->debug_flags
& RADV_DEBUG_UNSAFE_MATH
);
463 options
.family
= chip_family
;
464 options
.chip_class
= device
->physical_device
->rad_info
.chip_class
;
465 options
.supports_spill
= device
->llvm_supports_spill
;
466 tm
= ac_create_target_machine(chip_family
, options
.supports_spill
);
467 ac_compile_nir_shader(tm
, &binary
, &variant
->config
,
468 &variant
->info
, shader
, &options
, dump
);
469 LLVMDisposeTargetMachine(tm
);
471 radv_fill_shader_variant(device
, variant
, &binary
, shader
->stage
);
474 *code_out
= binary
.code
;
475 *code_size_out
= binary
.code_size
;
480 free(binary
.global_symbol_offsets
);
482 free(binary
.disasm_string
);
483 variant
->ref_count
= 1;
487 static struct radv_shader_variant
*
488 radv_pipeline_create_gs_copy_shader(struct radv_pipeline
*pipeline
,
489 struct nir_shader
*nir
,
491 unsigned *code_size_out
,
494 struct radv_shader_variant
*variant
= calloc(1, sizeof(struct radv_shader_variant
));
495 enum radeon_family chip_family
= pipeline
->device
->physical_device
->rad_info
.family
;
496 LLVMTargetMachineRef tm
;
500 struct ac_nir_compiler_options options
= {0};
501 struct ac_shader_binary binary
;
502 options
.family
= chip_family
;
503 options
.chip_class
= pipeline
->device
->physical_device
->rad_info
.chip_class
;
504 options
.supports_spill
= pipeline
->device
->llvm_supports_spill
;
505 tm
= ac_create_target_machine(chip_family
, options
.supports_spill
);
506 ac_create_gs_copy_shader(tm
, nir
, &binary
, &variant
->config
, &variant
->info
, &options
, dump_shader
);
507 LLVMDisposeTargetMachine(tm
);
509 radv_fill_shader_variant(pipeline
->device
, variant
, &binary
, MESA_SHADER_VERTEX
);
512 *code_out
= binary
.code
;
513 *code_size_out
= binary
.code_size
;
518 free(binary
.global_symbol_offsets
);
520 free(binary
.disasm_string
);
521 variant
->ref_count
= 1;
525 static struct radv_shader_variant
*
526 radv_pipeline_compile(struct radv_pipeline
*pipeline
,
527 struct radv_pipeline_cache
*cache
,
528 struct radv_shader_module
*module
,
529 const char *entrypoint
,
530 gl_shader_stage stage
,
531 const VkSpecializationInfo
*spec_info
,
532 struct radv_pipeline_layout
*layout
,
533 const union ac_shader_variant_key
*key
)
535 unsigned char sha1
[20];
536 unsigned char gs_copy_sha1
[20];
537 struct radv_shader_variant
*variant
;
540 unsigned code_size
= 0;
541 bool dump
= (pipeline
->device
->debug_flags
& RADV_DEBUG_DUMP_SHADERS
);
544 _mesa_sha1_compute(module
->nir
->info
.name
,
545 strlen(module
->nir
->info
.name
),
548 radv_hash_shader(sha1
, module
, entrypoint
, spec_info
, layout
, key
, 0);
549 if (stage
== MESA_SHADER_GEOMETRY
)
550 radv_hash_shader(gs_copy_sha1
, module
, entrypoint
, spec_info
,
553 variant
= radv_create_shader_variant_from_pipeline_cache(pipeline
->device
,
557 if (stage
== MESA_SHADER_GEOMETRY
) {
558 pipeline
->gs_copy_shader
=
559 radv_create_shader_variant_from_pipeline_cache(
566 (stage
!= MESA_SHADER_GEOMETRY
|| pipeline
->gs_copy_shader
))
569 nir
= radv_shader_compile_to_nir(pipeline
->device
,
570 module
, entrypoint
, stage
,
576 variant
= radv_shader_variant_create(pipeline
->device
, nir
,
581 if (stage
== MESA_SHADER_GEOMETRY
&& !pipeline
->gs_copy_shader
) {
582 void *gs_copy_code
= NULL
;
583 unsigned gs_copy_code_size
= 0;
584 pipeline
->gs_copy_shader
= radv_pipeline_create_gs_copy_shader(
585 pipeline
, nir
, &gs_copy_code
, &gs_copy_code_size
, dump
);
587 if (pipeline
->gs_copy_shader
) {
588 pipeline
->gs_copy_shader
=
589 radv_pipeline_cache_insert_shader(cache
,
591 pipeline
->gs_copy_shader
,
600 variant
= radv_pipeline_cache_insert_shader(cache
, sha1
, variant
,
608 static union ac_shader_variant_key
609 radv_compute_tes_key(bool as_es
, bool export_prim_id
)
611 union ac_shader_variant_key key
;
612 memset(&key
, 0, sizeof(key
));
613 key
.tes
.as_es
= as_es
;
614 /* export prim id only happens when no geom shader */
616 key
.tes
.export_prim_id
= export_prim_id
;
620 static union ac_shader_variant_key
621 radv_compute_tcs_key(unsigned primitive_mode
, unsigned input_vertices
)
623 union ac_shader_variant_key key
;
624 memset(&key
, 0, sizeof(key
));
625 key
.tcs
.primitive_mode
= primitive_mode
;
626 key
.tcs
.input_vertices
= input_vertices
;
631 radv_tess_pipeline_compile(struct radv_pipeline
*pipeline
,
632 struct radv_pipeline_cache
*cache
,
633 struct radv_shader_module
*tcs_module
,
634 struct radv_shader_module
*tes_module
,
635 const char *tcs_entrypoint
,
636 const char *tes_entrypoint
,
637 const VkSpecializationInfo
*tcs_spec_info
,
638 const VkSpecializationInfo
*tes_spec_info
,
639 struct radv_pipeline_layout
*layout
,
640 unsigned input_vertices
)
642 unsigned char tcs_sha1
[20], tes_sha1
[20];
643 struct radv_shader_variant
*tes_variant
= NULL
, *tcs_variant
= NULL
;
644 nir_shader
*tes_nir
, *tcs_nir
;
645 void *tes_code
= NULL
, *tcs_code
= NULL
;
646 unsigned tes_code_size
= 0, tcs_code_size
= 0;
647 union ac_shader_variant_key tes_key
;
648 union ac_shader_variant_key tcs_key
;
649 bool dump
= (pipeline
->device
->debug_flags
& RADV_DEBUG_DUMP_SHADERS
);
651 tes_key
= radv_compute_tes_key(radv_pipeline_has_gs(pipeline
),
652 pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.fs
.prim_id_input
);
654 _mesa_sha1_compute(tes_module
->nir
->info
.name
,
655 strlen(tes_module
->nir
->info
.name
),
657 radv_hash_shader(tes_sha1
, tes_module
, tes_entrypoint
, tes_spec_info
, layout
, &tes_key
, 0);
659 tes_variant
= radv_create_shader_variant_from_pipeline_cache(pipeline
->device
,
664 tcs_key
= radv_compute_tcs_key(tes_variant
->info
.tes
.primitive_mode
, input_vertices
);
667 _mesa_sha1_compute(tcs_module
->nir
->info
.name
,
668 strlen(tcs_module
->nir
->info
.name
),
671 radv_hash_shader(tcs_sha1
, tcs_module
, tcs_entrypoint
, tcs_spec_info
, layout
, &tcs_key
, 0);
673 tcs_variant
= radv_create_shader_variant_from_pipeline_cache(pipeline
->device
,
678 if (tcs_variant
&& tes_variant
) {
679 pipeline
->shaders
[MESA_SHADER_TESS_CTRL
] = tcs_variant
;
680 pipeline
->shaders
[MESA_SHADER_TESS_EVAL
] = tes_variant
;
684 tes_nir
= radv_shader_compile_to_nir(pipeline
->device
,
685 tes_module
, tes_entrypoint
, MESA_SHADER_TESS_EVAL
,
686 tes_spec_info
, dump
);
690 tcs_nir
= radv_shader_compile_to_nir(pipeline
->device
,
691 tcs_module
, tcs_entrypoint
, MESA_SHADER_TESS_CTRL
,
692 tcs_spec_info
, dump
);
696 nir_lower_tes_patch_vertices(tes_nir
,
697 tcs_nir
->info
.tess
.tcs_vertices_out
);
699 tes_variant
= radv_shader_variant_create(pipeline
->device
, tes_nir
,
700 layout
, &tes_key
, &tes_code
,
701 &tes_code_size
, dump
);
703 tcs_key
= radv_compute_tcs_key(tes_nir
->info
.tess
.primitive_mode
, input_vertices
);
705 _mesa_sha1_compute(tcs_module
->nir
->info
.name
,
706 strlen(tcs_module
->nir
->info
.name
),
709 radv_hash_shader(tcs_sha1
, tcs_module
, tcs_entrypoint
, tcs_spec_info
, layout
, &tcs_key
, 0);
711 tcs_variant
= radv_shader_variant_create(pipeline
->device
, tcs_nir
,
712 layout
, &tcs_key
, &tcs_code
,
713 &tcs_code_size
, dump
);
715 if (!tes_module
->nir
)
716 ralloc_free(tes_nir
);
718 if (!tcs_module
->nir
)
719 ralloc_free(tcs_nir
);
722 tes_variant
= radv_pipeline_cache_insert_shader(cache
, tes_sha1
, tes_variant
,
723 tes_code
, tes_code_size
);
726 tcs_variant
= radv_pipeline_cache_insert_shader(cache
, tcs_sha1
, tcs_variant
,
727 tcs_code
, tcs_code_size
);
733 pipeline
->shaders
[MESA_SHADER_TESS_CTRL
] = tcs_variant
;
734 pipeline
->shaders
[MESA_SHADER_TESS_EVAL
] = tes_variant
;
739 radv_pipeline_scratch_init(struct radv_device
*device
,
740 struct radv_pipeline
*pipeline
)
742 unsigned scratch_bytes_per_wave
= 0;
743 unsigned max_waves
= 0;
744 unsigned min_waves
= 1;
746 for (int i
= 0; i
< MESA_SHADER_STAGES
; ++i
) {
747 if (pipeline
->shaders
[i
]) {
748 unsigned max_stage_waves
= device
->scratch_waves
;
750 scratch_bytes_per_wave
= MAX2(scratch_bytes_per_wave
,
751 pipeline
->shaders
[i
]->config
.scratch_bytes_per_wave
);
753 max_stage_waves
= MIN2(max_stage_waves
,
754 4 * device
->physical_device
->rad_info
.num_good_compute_units
*
755 (256 / pipeline
->shaders
[i
]->config
.num_vgprs
));
756 max_waves
= MAX2(max_waves
, max_stage_waves
);
760 if (pipeline
->shaders
[MESA_SHADER_COMPUTE
]) {
761 unsigned group_size
= pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[0] *
762 pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[1] *
763 pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.cs
.block_size
[2];
764 min_waves
= MAX2(min_waves
, round_up_u32(group_size
, 64));
767 if (scratch_bytes_per_wave
)
768 max_waves
= MIN2(max_waves
, 0xffffffffu
/ scratch_bytes_per_wave
);
770 if (scratch_bytes_per_wave
&& max_waves
< min_waves
) {
771 /* Not really true at this moment, but will be true on first
772 * execution. Avoid having hanging shaders. */
773 return VK_ERROR_OUT_OF_DEVICE_MEMORY
;
775 pipeline
->scratch_bytes_per_wave
= scratch_bytes_per_wave
;
776 pipeline
->max_waves
= max_waves
;
780 static uint32_t si_translate_blend_function(VkBlendOp op
)
783 case VK_BLEND_OP_ADD
:
784 return V_028780_COMB_DST_PLUS_SRC
;
785 case VK_BLEND_OP_SUBTRACT
:
786 return V_028780_COMB_SRC_MINUS_DST
;
787 case VK_BLEND_OP_REVERSE_SUBTRACT
:
788 return V_028780_COMB_DST_MINUS_SRC
;
789 case VK_BLEND_OP_MIN
:
790 return V_028780_COMB_MIN_DST_SRC
;
791 case VK_BLEND_OP_MAX
:
792 return V_028780_COMB_MAX_DST_SRC
;
798 static uint32_t si_translate_blend_factor(VkBlendFactor factor
)
801 case VK_BLEND_FACTOR_ZERO
:
802 return V_028780_BLEND_ZERO
;
803 case VK_BLEND_FACTOR_ONE
:
804 return V_028780_BLEND_ONE
;
805 case VK_BLEND_FACTOR_SRC_COLOR
:
806 return V_028780_BLEND_SRC_COLOR
;
807 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR
:
808 return V_028780_BLEND_ONE_MINUS_SRC_COLOR
;
809 case VK_BLEND_FACTOR_DST_COLOR
:
810 return V_028780_BLEND_DST_COLOR
;
811 case VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR
:
812 return V_028780_BLEND_ONE_MINUS_DST_COLOR
;
813 case VK_BLEND_FACTOR_SRC_ALPHA
:
814 return V_028780_BLEND_SRC_ALPHA
;
815 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
:
816 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA
;
817 case VK_BLEND_FACTOR_DST_ALPHA
:
818 return V_028780_BLEND_DST_ALPHA
;
819 case VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA
:
820 return V_028780_BLEND_ONE_MINUS_DST_ALPHA
;
821 case VK_BLEND_FACTOR_CONSTANT_COLOR
:
822 return V_028780_BLEND_CONSTANT_COLOR
;
823 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_COLOR
:
824 return V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR
;
825 case VK_BLEND_FACTOR_CONSTANT_ALPHA
:
826 return V_028780_BLEND_CONSTANT_ALPHA
;
827 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA
:
828 return V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA
;
829 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
:
830 return V_028780_BLEND_SRC_ALPHA_SATURATE
;
831 case VK_BLEND_FACTOR_SRC1_COLOR
:
832 return V_028780_BLEND_SRC1_COLOR
;
833 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR
:
834 return V_028780_BLEND_INV_SRC1_COLOR
;
835 case VK_BLEND_FACTOR_SRC1_ALPHA
:
836 return V_028780_BLEND_SRC1_ALPHA
;
837 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA
:
838 return V_028780_BLEND_INV_SRC1_ALPHA
;
844 static bool is_dual_src(VkBlendFactor factor
)
847 case VK_BLEND_FACTOR_SRC1_COLOR
:
848 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR
:
849 case VK_BLEND_FACTOR_SRC1_ALPHA
:
850 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA
:
857 static unsigned si_choose_spi_color_format(VkFormat vk_format
,
859 bool blend_need_alpha
)
861 const struct vk_format_description
*desc
= vk_format_description(vk_format
);
862 unsigned format
, ntype
, swap
;
864 /* Alpha is needed for alpha-to-coverage.
865 * Blending may be with or without alpha.
867 unsigned normal
= 0; /* most optimal, may not support blending or export alpha */
868 unsigned alpha
= 0; /* exports alpha, but may not support blending */
869 unsigned blend
= 0; /* supports blending, but may not export alpha */
870 unsigned blend_alpha
= 0; /* least optimal, supports blending and exports alpha */
872 format
= radv_translate_colorformat(vk_format
);
873 ntype
= radv_translate_color_numformat(vk_format
, desc
,
874 vk_format_get_first_non_void_channel(vk_format
));
875 swap
= radv_translate_colorswap(vk_format
, false);
877 /* Choose the SPI color formats. These are required values for Stoney/RB+.
878 * Other chips have multiple choices, though they are not necessarily better.
881 case V_028C70_COLOR_5_6_5
:
882 case V_028C70_COLOR_1_5_5_5
:
883 case V_028C70_COLOR_5_5_5_1
:
884 case V_028C70_COLOR_4_4_4_4
:
885 case V_028C70_COLOR_10_11_11
:
886 case V_028C70_COLOR_11_11_10
:
887 case V_028C70_COLOR_8
:
888 case V_028C70_COLOR_8_8
:
889 case V_028C70_COLOR_8_8_8_8
:
890 case V_028C70_COLOR_10_10_10_2
:
891 case V_028C70_COLOR_2_10_10_10
:
892 if (ntype
== V_028C70_NUMBER_UINT
)
893 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_UINT16_ABGR
;
894 else if (ntype
== V_028C70_NUMBER_SINT
)
895 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_SINT16_ABGR
;
897 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_FP16_ABGR
;
900 case V_028C70_COLOR_16
:
901 case V_028C70_COLOR_16_16
:
902 case V_028C70_COLOR_16_16_16_16
:
903 if (ntype
== V_028C70_NUMBER_UNORM
||
904 ntype
== V_028C70_NUMBER_SNORM
) {
905 /* UNORM16 and SNORM16 don't support blending */
906 if (ntype
== V_028C70_NUMBER_UNORM
)
907 normal
= alpha
= V_028714_SPI_SHADER_UNORM16_ABGR
;
909 normal
= alpha
= V_028714_SPI_SHADER_SNORM16_ABGR
;
911 /* Use 32 bits per channel for blending. */
912 if (format
== V_028C70_COLOR_16
) {
913 if (swap
== V_028C70_SWAP_STD
) { /* R */
914 blend
= V_028714_SPI_SHADER_32_R
;
915 blend_alpha
= V_028714_SPI_SHADER_32_AR
;
916 } else if (swap
== V_028C70_SWAP_ALT_REV
) /* A */
917 blend
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
920 } else if (format
== V_028C70_COLOR_16_16
) {
921 if (swap
== V_028C70_SWAP_STD
) { /* RG */
922 blend
= V_028714_SPI_SHADER_32_GR
;
923 blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
924 } else if (swap
== V_028C70_SWAP_ALT
) /* RA */
925 blend
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
928 } else /* 16_16_16_16 */
929 blend
= blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
930 } else if (ntype
== V_028C70_NUMBER_UINT
)
931 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_UINT16_ABGR
;
932 else if (ntype
== V_028C70_NUMBER_SINT
)
933 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_SINT16_ABGR
;
934 else if (ntype
== V_028C70_NUMBER_FLOAT
)
935 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_FP16_ABGR
;
940 case V_028C70_COLOR_32
:
941 if (swap
== V_028C70_SWAP_STD
) { /* R */
942 blend
= normal
= V_028714_SPI_SHADER_32_R
;
943 alpha
= blend_alpha
= V_028714_SPI_SHADER_32_AR
;
944 } else if (swap
== V_028C70_SWAP_ALT_REV
) /* A */
945 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_AR
;
950 case V_028C70_COLOR_32_32
:
951 if (swap
== V_028C70_SWAP_STD
) { /* RG */
952 blend
= normal
= V_028714_SPI_SHADER_32_GR
;
953 alpha
= blend_alpha
= V_028714_SPI_SHADER_32_ABGR
;
954 } else if (swap
== V_028C70_SWAP_ALT
) /* RA */
955 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_AR
;
960 case V_028C70_COLOR_32_32_32_32
:
961 case V_028C70_COLOR_8_24
:
962 case V_028C70_COLOR_24_8
:
963 case V_028C70_COLOR_X24_8_32_FLOAT
:
964 alpha
= blend
= blend_alpha
= normal
= V_028714_SPI_SHADER_32_ABGR
;
968 unreachable("unhandled blend format");
971 if (blend_enable
&& blend_need_alpha
)
973 else if(blend_need_alpha
)
975 else if(blend_enable
)
981 static unsigned si_get_cb_shader_mask(unsigned spi_shader_col_format
)
983 unsigned i
, cb_shader_mask
= 0;
985 for (i
= 0; i
< 8; i
++) {
986 switch ((spi_shader_col_format
>> (i
* 4)) & 0xf) {
987 case V_028714_SPI_SHADER_ZERO
:
989 case V_028714_SPI_SHADER_32_R
:
990 cb_shader_mask
|= 0x1 << (i
* 4);
992 case V_028714_SPI_SHADER_32_GR
:
993 cb_shader_mask
|= 0x3 << (i
* 4);
995 case V_028714_SPI_SHADER_32_AR
:
996 cb_shader_mask
|= 0x9 << (i
* 4);
998 case V_028714_SPI_SHADER_FP16_ABGR
:
999 case V_028714_SPI_SHADER_UNORM16_ABGR
:
1000 case V_028714_SPI_SHADER_SNORM16_ABGR
:
1001 case V_028714_SPI_SHADER_UINT16_ABGR
:
1002 case V_028714_SPI_SHADER_SINT16_ABGR
:
1003 case V_028714_SPI_SHADER_32_ABGR
:
1004 cb_shader_mask
|= 0xf << (i
* 4);
1010 return cb_shader_mask
;
1014 radv_pipeline_compute_spi_color_formats(struct radv_pipeline
*pipeline
,
1015 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1016 uint32_t blend_enable
,
1017 uint32_t blend_need_alpha
,
1018 bool single_cb_enable
,
1019 bool blend_mrt0_is_dual_src
)
1021 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
1022 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
1023 struct radv_blend_state
*blend
= &pipeline
->graphics
.blend
;
1024 unsigned col_format
= 0;
1026 for (unsigned i
= 0; i
< (single_cb_enable
? 1 : subpass
->color_count
); ++i
) {
1027 struct radv_render_pass_attachment
*attachment
;
1030 attachment
= pass
->attachments
+ subpass
->color_attachments
[i
].attachment
;
1032 cf
= si_choose_spi_color_format(attachment
->format
,
1033 blend_enable
& (1 << i
),
1034 blend_need_alpha
& (1 << i
));
1036 col_format
|= cf
<< (4 * i
);
1039 blend
->cb_shader_mask
= si_get_cb_shader_mask(col_format
);
1041 if (blend_mrt0_is_dual_src
)
1042 col_format
|= (col_format
& 0xf) << 4;
1043 blend
->spi_shader_col_format
= col_format
;
1047 format_is_int8(VkFormat format
)
1049 const struct vk_format_description
*desc
= vk_format_description(format
);
1050 int channel
= vk_format_get_first_non_void_channel(format
);
1052 return channel
>= 0 && desc
->channel
[channel
].pure_integer
&&
1053 desc
->channel
[channel
].size
== 8;
1056 unsigned radv_format_meta_fs_key(VkFormat format
)
1058 unsigned col_format
= si_choose_spi_color_format(format
, false, false) - 1;
1059 bool is_int8
= format_is_int8(format
);
1061 return col_format
+ (is_int8
? 3 : 0);
1065 radv_pipeline_compute_is_int8(const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1067 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
1068 struct radv_subpass
*subpass
= pass
->subpasses
+ pCreateInfo
->subpass
;
1069 unsigned is_int8
= 0;
1071 for (unsigned i
= 0; i
< subpass
->color_count
; ++i
) {
1072 struct radv_render_pass_attachment
*attachment
;
1074 attachment
= pass
->attachments
+ subpass
->color_attachments
[i
].attachment
;
1076 if (format_is_int8(attachment
->format
))
1084 radv_pipeline_init_blend_state(struct radv_pipeline
*pipeline
,
1085 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1086 const struct radv_graphics_pipeline_create_info
*extra
)
1088 const VkPipelineColorBlendStateCreateInfo
*vkblend
= pCreateInfo
->pColorBlendState
;
1089 struct radv_blend_state
*blend
= &pipeline
->graphics
.blend
;
1090 unsigned mode
= V_028808_CB_NORMAL
;
1091 uint32_t blend_enable
= 0, blend_need_alpha
= 0;
1092 bool blend_mrt0_is_dual_src
= false;
1094 bool single_cb_enable
= false;
1099 if (extra
&& extra
->custom_blend_mode
) {
1100 single_cb_enable
= true;
1101 mode
= extra
->custom_blend_mode
;
1103 blend
->cb_color_control
= 0;
1104 if (vkblend
->logicOpEnable
)
1105 blend
->cb_color_control
|= S_028808_ROP3(vkblend
->logicOp
| (vkblend
->logicOp
<< 4));
1107 blend
->cb_color_control
|= S_028808_ROP3(0xcc);
1109 blend
->db_alpha_to_mask
= S_028B70_ALPHA_TO_MASK_OFFSET0(2) |
1110 S_028B70_ALPHA_TO_MASK_OFFSET1(2) |
1111 S_028B70_ALPHA_TO_MASK_OFFSET2(2) |
1112 S_028B70_ALPHA_TO_MASK_OFFSET3(2);
1114 blend
->cb_target_mask
= 0;
1115 for (i
= 0; i
< vkblend
->attachmentCount
; i
++) {
1116 const VkPipelineColorBlendAttachmentState
*att
= &vkblend
->pAttachments
[i
];
1117 unsigned blend_cntl
= 0;
1118 VkBlendOp eqRGB
= att
->colorBlendOp
;
1119 VkBlendFactor srcRGB
= att
->srcColorBlendFactor
;
1120 VkBlendFactor dstRGB
= att
->dstColorBlendFactor
;
1121 VkBlendOp eqA
= att
->alphaBlendOp
;
1122 VkBlendFactor srcA
= att
->srcAlphaBlendFactor
;
1123 VkBlendFactor dstA
= att
->dstAlphaBlendFactor
;
1125 blend
->sx_mrt0_blend_opt
[i
] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED
);
1127 if (!att
->colorWriteMask
)
1130 blend
->cb_target_mask
|= (unsigned)att
->colorWriteMask
<< (4 * i
);
1131 if (!att
->blendEnable
) {
1132 blend
->cb_blend_control
[i
] = blend_cntl
;
1136 if (is_dual_src(srcRGB
) || is_dual_src(dstRGB
) || is_dual_src(srcA
) || is_dual_src(dstA
))
1138 blend_mrt0_is_dual_src
= true;
1140 if (eqRGB
== VK_BLEND_OP_MIN
|| eqRGB
== VK_BLEND_OP_MAX
) {
1141 srcRGB
= VK_BLEND_FACTOR_ONE
;
1142 dstRGB
= VK_BLEND_FACTOR_ONE
;
1144 if (eqA
== VK_BLEND_OP_MIN
|| eqA
== VK_BLEND_OP_MAX
) {
1145 srcA
= VK_BLEND_FACTOR_ONE
;
1146 dstA
= VK_BLEND_FACTOR_ONE
;
1149 blend_cntl
|= S_028780_ENABLE(1);
1151 blend_cntl
|= S_028780_COLOR_COMB_FCN(si_translate_blend_function(eqRGB
));
1152 blend_cntl
|= S_028780_COLOR_SRCBLEND(si_translate_blend_factor(srcRGB
));
1153 blend_cntl
|= S_028780_COLOR_DESTBLEND(si_translate_blend_factor(dstRGB
));
1154 if (srcA
!= srcRGB
|| dstA
!= dstRGB
|| eqA
!= eqRGB
) {
1155 blend_cntl
|= S_028780_SEPARATE_ALPHA_BLEND(1);
1156 blend_cntl
|= S_028780_ALPHA_COMB_FCN(si_translate_blend_function(eqA
));
1157 blend_cntl
|= S_028780_ALPHA_SRCBLEND(si_translate_blend_factor(srcA
));
1158 blend_cntl
|= S_028780_ALPHA_DESTBLEND(si_translate_blend_factor(dstA
));
1160 blend
->cb_blend_control
[i
] = blend_cntl
;
1162 blend_enable
|= 1 << i
;
1164 if (srcRGB
== VK_BLEND_FACTOR_SRC_ALPHA
||
1165 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA
||
1166 srcRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
||
1167 dstRGB
== VK_BLEND_FACTOR_SRC_ALPHA_SATURATE
||
1168 srcRGB
== VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
||
1169 dstRGB
== VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA
)
1170 blend_need_alpha
|= 1 << i
;
1172 for (i
= vkblend
->attachmentCount
; i
< 8; i
++)
1173 blend
->cb_blend_control
[i
] = 0;
1175 if (blend
->cb_target_mask
)
1176 blend
->cb_color_control
|= S_028808_MODE(mode
);
1178 blend
->cb_color_control
|= S_028808_MODE(V_028808_CB_DISABLE
);
1180 radv_pipeline_compute_spi_color_formats(pipeline
, pCreateInfo
,
1181 blend_enable
, blend_need_alpha
, single_cb_enable
, blend_mrt0_is_dual_src
);
1184 static uint32_t si_translate_stencil_op(enum VkStencilOp op
)
1187 case VK_STENCIL_OP_KEEP
:
1188 return V_02842C_STENCIL_KEEP
;
1189 case VK_STENCIL_OP_ZERO
:
1190 return V_02842C_STENCIL_ZERO
;
1191 case VK_STENCIL_OP_REPLACE
:
1192 return V_02842C_STENCIL_REPLACE_TEST
;
1193 case VK_STENCIL_OP_INCREMENT_AND_CLAMP
:
1194 return V_02842C_STENCIL_ADD_CLAMP
;
1195 case VK_STENCIL_OP_DECREMENT_AND_CLAMP
:
1196 return V_02842C_STENCIL_SUB_CLAMP
;
1197 case VK_STENCIL_OP_INVERT
:
1198 return V_02842C_STENCIL_INVERT
;
1199 case VK_STENCIL_OP_INCREMENT_AND_WRAP
:
1200 return V_02842C_STENCIL_ADD_WRAP
;
1201 case VK_STENCIL_OP_DECREMENT_AND_WRAP
:
1202 return V_02842C_STENCIL_SUB_WRAP
;
1208 radv_pipeline_init_depth_stencil_state(struct radv_pipeline
*pipeline
,
1209 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1210 const struct radv_graphics_pipeline_create_info
*extra
)
1212 const VkPipelineDepthStencilStateCreateInfo
*vkds
= pCreateInfo
->pDepthStencilState
;
1213 struct radv_depth_stencil_state
*ds
= &pipeline
->graphics
.ds
;
1215 memset(ds
, 0, sizeof(*ds
));
1218 ds
->db_depth_control
= S_028800_Z_ENABLE(vkds
->depthTestEnable
? 1 : 0) |
1219 S_028800_Z_WRITE_ENABLE(vkds
->depthWriteEnable
? 1 : 0) |
1220 S_028800_ZFUNC(vkds
->depthCompareOp
) |
1221 S_028800_DEPTH_BOUNDS_ENABLE(vkds
->depthBoundsTestEnable
? 1 : 0);
1223 if (vkds
->stencilTestEnable
) {
1224 ds
->db_depth_control
|= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1);
1225 ds
->db_depth_control
|= S_028800_STENCILFUNC(vkds
->front
.compareOp
);
1226 ds
->db_stencil_control
|= S_02842C_STENCILFAIL(si_translate_stencil_op(vkds
->front
.failOp
));
1227 ds
->db_stencil_control
|= S_02842C_STENCILZPASS(si_translate_stencil_op(vkds
->front
.passOp
));
1228 ds
->db_stencil_control
|= S_02842C_STENCILZFAIL(si_translate_stencil_op(vkds
->front
.depthFailOp
));
1230 ds
->db_depth_control
|= S_028800_STENCILFUNC_BF(vkds
->back
.compareOp
);
1231 ds
->db_stencil_control
|= S_02842C_STENCILFAIL_BF(si_translate_stencil_op(vkds
->back
.failOp
));
1232 ds
->db_stencil_control
|= S_02842C_STENCILZPASS_BF(si_translate_stencil_op(vkds
->back
.passOp
));
1233 ds
->db_stencil_control
|= S_02842C_STENCILZFAIL_BF(si_translate_stencil_op(vkds
->back
.depthFailOp
));
1238 ds
->db_render_control
|= S_028000_DEPTH_CLEAR_ENABLE(extra
->db_depth_clear
);
1239 ds
->db_render_control
|= S_028000_STENCIL_CLEAR_ENABLE(extra
->db_stencil_clear
);
1241 ds
->db_render_control
|= S_028000_RESUMMARIZE_ENABLE(extra
->db_resummarize
);
1242 ds
->db_render_control
|= S_028000_DEPTH_COMPRESS_DISABLE(extra
->db_flush_depth_inplace
);
1243 ds
->db_render_control
|= S_028000_STENCIL_COMPRESS_DISABLE(extra
->db_flush_stencil_inplace
);
1244 ds
->db_render_override2
|= S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(extra
->db_depth_disable_expclear
);
1245 ds
->db_render_override2
|= S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(extra
->db_stencil_disable_expclear
);
1249 static uint32_t si_translate_fill(VkPolygonMode func
)
1252 case VK_POLYGON_MODE_FILL
:
1253 return V_028814_X_DRAW_TRIANGLES
;
1254 case VK_POLYGON_MODE_LINE
:
1255 return V_028814_X_DRAW_LINES
;
1256 case VK_POLYGON_MODE_POINT
:
1257 return V_028814_X_DRAW_POINTS
;
1260 return V_028814_X_DRAW_POINTS
;
1264 radv_pipeline_init_raster_state(struct radv_pipeline
*pipeline
,
1265 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1267 const VkPipelineRasterizationStateCreateInfo
*vkraster
= pCreateInfo
->pRasterizationState
;
1268 struct radv_raster_state
*raster
= &pipeline
->graphics
.raster
;
1270 memset(raster
, 0, sizeof(*raster
));
1272 raster
->spi_interp_control
=
1273 S_0286D4_FLAT_SHADE_ENA(1) |
1274 S_0286D4_PNT_SPRITE_ENA(1) |
1275 S_0286D4_PNT_SPRITE_OVRD_X(V_0286D4_SPI_PNT_SPRITE_SEL_S
) |
1276 S_0286D4_PNT_SPRITE_OVRD_Y(V_0286D4_SPI_PNT_SPRITE_SEL_T
) |
1277 S_0286D4_PNT_SPRITE_OVRD_Z(V_0286D4_SPI_PNT_SPRITE_SEL_0
) |
1278 S_0286D4_PNT_SPRITE_OVRD_W(V_0286D4_SPI_PNT_SPRITE_SEL_1
) |
1279 S_0286D4_PNT_SPRITE_TOP_1(0); // vulkan is top to bottom - 1.0 at bottom
1282 raster
->pa_cl_clip_cntl
= S_028810_PS_UCP_MODE(3) |
1283 S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions.
1284 S_028810_ZCLIP_NEAR_DISABLE(vkraster
->depthClampEnable
? 1 : 0) |
1285 S_028810_ZCLIP_FAR_DISABLE(vkraster
->depthClampEnable
? 1 : 0) |
1286 S_028810_DX_RASTERIZATION_KILL(vkraster
->rasterizerDiscardEnable
? 1 : 0) |
1287 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
1289 raster
->pa_su_vtx_cntl
=
1290 S_028BE4_PIX_CENTER(1) | // TODO verify
1291 S_028BE4_ROUND_MODE(V_028BE4_X_ROUND_TO_EVEN
) |
1292 S_028BE4_QUANT_MODE(V_028BE4_X_16_8_FIXED_POINT_1_256TH
);
1294 raster
->pa_su_sc_mode_cntl
=
1295 S_028814_FACE(vkraster
->frontFace
) |
1296 S_028814_CULL_FRONT(!!(vkraster
->cullMode
& VK_CULL_MODE_FRONT_BIT
)) |
1297 S_028814_CULL_BACK(!!(vkraster
->cullMode
& VK_CULL_MODE_BACK_BIT
)) |
1298 S_028814_POLY_MODE(vkraster
->polygonMode
!= VK_POLYGON_MODE_FILL
) |
1299 S_028814_POLYMODE_FRONT_PTYPE(si_translate_fill(vkraster
->polygonMode
)) |
1300 S_028814_POLYMODE_BACK_PTYPE(si_translate_fill(vkraster
->polygonMode
)) |
1301 S_028814_POLY_OFFSET_FRONT_ENABLE(vkraster
->depthBiasEnable
? 1 : 0) |
1302 S_028814_POLY_OFFSET_BACK_ENABLE(vkraster
->depthBiasEnable
? 1 : 0) |
1303 S_028814_POLY_OFFSET_PARA_ENABLE(vkraster
->depthBiasEnable
? 1 : 0);
1308 radv_pipeline_init_multisample_state(struct radv_pipeline
*pipeline
,
1309 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1311 const VkPipelineMultisampleStateCreateInfo
*vkms
= pCreateInfo
->pMultisampleState
;
1312 struct radv_blend_state
*blend
= &pipeline
->graphics
.blend
;
1313 struct radv_multisample_state
*ms
= &pipeline
->graphics
.ms
;
1314 unsigned num_tile_pipes
= pipeline
->device
->physical_device
->rad_info
.num_tile_pipes
;
1315 int ps_iter_samples
= 1;
1316 uint32_t mask
= 0xffff;
1319 ms
->num_samples
= vkms
->rasterizationSamples
;
1321 ms
->num_samples
= 1;
1323 if (pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.fs
.force_persample
) {
1324 ps_iter_samples
= ms
->num_samples
;
1327 ms
->pa_sc_line_cntl
= S_028BDC_DX10_DIAMOND_TEST_ENA(1);
1328 ms
->pa_sc_aa_config
= 0;
1329 ms
->db_eqaa
= S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
1330 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1);
1331 ms
->pa_sc_mode_cntl_1
=
1332 S_028A4C_WALK_FENCE_ENABLE(1) | //TODO linear dst fixes
1333 S_028A4C_WALK_FENCE_SIZE(num_tile_pipes
== 2 ? 2 : 3) |
1335 S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(1) |
1336 S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(1) |
1337 S_028A4C_TILE_WALK_ORDER_ENABLE(1) |
1338 S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(1) |
1339 EG_S_028A4C_FORCE_EOV_CNTDWN_ENABLE(1) |
1340 EG_S_028A4C_FORCE_EOV_REZ_ENABLE(1);
1341 ms
->pa_sc_mode_cntl_0
= S_028A48_ALTERNATE_RBS_PER_TILE(pipeline
->device
->physical_device
->rad_info
.chip_class
>= GFX9
);
1343 if (ms
->num_samples
> 1) {
1344 unsigned log_samples
= util_logbase2(ms
->num_samples
);
1345 unsigned log_ps_iter_samples
= util_logbase2(util_next_power_of_two(ps_iter_samples
));
1346 ms
->pa_sc_mode_cntl_0
|= S_028A48_MSAA_ENABLE(1);
1347 ms
->pa_sc_line_cntl
|= S_028BDC_EXPAND_LINE_WIDTH(1); /* CM_R_028BDC_PA_SC_LINE_CNTL */
1348 ms
->db_eqaa
|= S_028804_MAX_ANCHOR_SAMPLES(log_samples
) |
1349 S_028804_PS_ITER_SAMPLES(log_ps_iter_samples
) |
1350 S_028804_MASK_EXPORT_NUM_SAMPLES(log_samples
) |
1351 S_028804_ALPHA_TO_MASK_NUM_SAMPLES(log_samples
);
1352 ms
->pa_sc_aa_config
|= S_028BE0_MSAA_NUM_SAMPLES(log_samples
) |
1353 S_028BE0_MAX_SAMPLE_DIST(radv_cayman_get_maxdist(log_samples
)) |
1354 S_028BE0_MSAA_EXPOSED_SAMPLES(log_samples
); /* CM_R_028BE0_PA_SC_AA_CONFIG */
1355 ms
->pa_sc_mode_cntl_1
|= EG_S_028A4C_PS_ITER_SAMPLE(ps_iter_samples
> 1);
1359 if (vkms
->alphaToCoverageEnable
)
1360 blend
->db_alpha_to_mask
|= S_028B70_ALPHA_TO_MASK_ENABLE(1);
1362 if (vkms
->pSampleMask
)
1363 mask
= vkms
->pSampleMask
[0] & 0xffff;
1366 ms
->pa_sc_aa_mask
[0] = mask
| (mask
<< 16);
1367 ms
->pa_sc_aa_mask
[1] = mask
| (mask
<< 16);
1371 radv_prim_can_use_guardband(enum VkPrimitiveTopology topology
)
1374 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1375 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1376 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1377 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1378 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1380 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1381 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1382 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1383 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1384 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1385 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1388 unreachable("unhandled primitive type");
1393 si_translate_prim(enum VkPrimitiveTopology topology
)
1396 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1397 return V_008958_DI_PT_POINTLIST
;
1398 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1399 return V_008958_DI_PT_LINELIST
;
1400 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1401 return V_008958_DI_PT_LINESTRIP
;
1402 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1403 return V_008958_DI_PT_TRILIST
;
1404 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1405 return V_008958_DI_PT_TRISTRIP
;
1406 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1407 return V_008958_DI_PT_TRIFAN
;
1408 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1409 return V_008958_DI_PT_LINELIST_ADJ
;
1410 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1411 return V_008958_DI_PT_LINESTRIP_ADJ
;
1412 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1413 return V_008958_DI_PT_TRILIST_ADJ
;
1414 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1415 return V_008958_DI_PT_TRISTRIP_ADJ
;
1416 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1417 return V_008958_DI_PT_PATCH
;
1425 si_conv_gl_prim_to_gs_out(unsigned gl_prim
)
1428 case 0: /* GL_POINTS */
1429 return V_028A6C_OUTPRIM_TYPE_POINTLIST
;
1430 case 1: /* GL_LINES */
1431 case 3: /* GL_LINE_STRIP */
1432 case 0xA: /* GL_LINE_STRIP_ADJACENCY_ARB */
1433 case 0x8E7A: /* GL_ISOLINES */
1434 return V_028A6C_OUTPRIM_TYPE_LINESTRIP
;
1436 case 4: /* GL_TRIANGLES */
1437 case 0xc: /* GL_TRIANGLES_ADJACENCY_ARB */
1438 case 5: /* GL_TRIANGLE_STRIP */
1439 case 7: /* GL_QUADS */
1440 return V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
1448 si_conv_prim_to_gs_out(enum VkPrimitiveTopology topology
)
1451 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST
:
1452 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST
:
1453 return V_028A6C_OUTPRIM_TYPE_POINTLIST
;
1454 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST
:
1455 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP
:
1456 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY
:
1457 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY
:
1458 return V_028A6C_OUTPRIM_TYPE_LINESTRIP
;
1459 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST
:
1460 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP
:
1461 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN
:
1462 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY
:
1463 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY
:
1464 return V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
1471 static unsigned si_map_swizzle(unsigned swizzle
)
1475 return V_008F0C_SQ_SEL_Y
;
1477 return V_008F0C_SQ_SEL_Z
;
1479 return V_008F0C_SQ_SEL_W
;
1481 return V_008F0C_SQ_SEL_0
;
1483 return V_008F0C_SQ_SEL_1
;
1484 default: /* VK_SWIZZLE_X */
1485 return V_008F0C_SQ_SEL_X
;
1490 radv_pipeline_init_dynamic_state(struct radv_pipeline
*pipeline
,
1491 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1493 radv_cmd_dirty_mask_t states
= RADV_CMD_DIRTY_DYNAMIC_ALL
;
1494 RADV_FROM_HANDLE(radv_render_pass
, pass
, pCreateInfo
->renderPass
);
1495 struct radv_subpass
*subpass
= &pass
->subpasses
[pCreateInfo
->subpass
];
1497 pipeline
->dynamic_state
= default_dynamic_state
;
1499 if (pCreateInfo
->pDynamicState
) {
1500 /* Remove all of the states that are marked as dynamic */
1501 uint32_t count
= pCreateInfo
->pDynamicState
->dynamicStateCount
;
1502 for (uint32_t s
= 0; s
< count
; s
++)
1503 states
&= ~(1 << pCreateInfo
->pDynamicState
->pDynamicStates
[s
]);
1506 struct radv_dynamic_state
*dynamic
= &pipeline
->dynamic_state
;
1508 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1510 * pViewportState is [...] NULL if the pipeline
1511 * has rasterization disabled.
1513 if (!pCreateInfo
->pRasterizationState
->rasterizerDiscardEnable
) {
1514 assert(pCreateInfo
->pViewportState
);
1516 dynamic
->viewport
.count
= pCreateInfo
->pViewportState
->viewportCount
;
1517 if (states
& (1 << VK_DYNAMIC_STATE_VIEWPORT
)) {
1518 typed_memcpy(dynamic
->viewport
.viewports
,
1519 pCreateInfo
->pViewportState
->pViewports
,
1520 pCreateInfo
->pViewportState
->viewportCount
);
1523 dynamic
->scissor
.count
= pCreateInfo
->pViewportState
->scissorCount
;
1524 if (states
& (1 << VK_DYNAMIC_STATE_SCISSOR
)) {
1525 typed_memcpy(dynamic
->scissor
.scissors
,
1526 pCreateInfo
->pViewportState
->pScissors
,
1527 pCreateInfo
->pViewportState
->scissorCount
);
1531 if (states
& (1 << VK_DYNAMIC_STATE_LINE_WIDTH
)) {
1532 assert(pCreateInfo
->pRasterizationState
);
1533 dynamic
->line_width
= pCreateInfo
->pRasterizationState
->lineWidth
;
1536 if (states
& (1 << VK_DYNAMIC_STATE_DEPTH_BIAS
)) {
1537 assert(pCreateInfo
->pRasterizationState
);
1538 dynamic
->depth_bias
.bias
=
1539 pCreateInfo
->pRasterizationState
->depthBiasConstantFactor
;
1540 dynamic
->depth_bias
.clamp
=
1541 pCreateInfo
->pRasterizationState
->depthBiasClamp
;
1542 dynamic
->depth_bias
.slope
=
1543 pCreateInfo
->pRasterizationState
->depthBiasSlopeFactor
;
1546 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1548 * pColorBlendState is [...] NULL if the pipeline has rasterization
1549 * disabled or if the subpass of the render pass the pipeline is
1550 * created against does not use any color attachments.
1552 bool uses_color_att
= false;
1553 for (unsigned i
= 0; i
< subpass
->color_count
; ++i
) {
1554 if (subpass
->color_attachments
[i
].attachment
!= VK_ATTACHMENT_UNUSED
) {
1555 uses_color_att
= true;
1560 if (uses_color_att
&& states
& (1 << VK_DYNAMIC_STATE_BLEND_CONSTANTS
)) {
1561 assert(pCreateInfo
->pColorBlendState
);
1562 typed_memcpy(dynamic
->blend_constants
,
1563 pCreateInfo
->pColorBlendState
->blendConstants
, 4);
1566 /* If there is no depthstencil attachment, then don't read
1567 * pDepthStencilState. The Vulkan spec states that pDepthStencilState may
1568 * be NULL in this case. Even if pDepthStencilState is non-NULL, there is
1569 * no need to override the depthstencil defaults in
1570 * radv_pipeline::dynamic_state when there is no depthstencil attachment.
1572 * Section 9.2 of the Vulkan 1.0.15 spec says:
1574 * pDepthStencilState is [...] NULL if the pipeline has rasterization
1575 * disabled or if the subpass of the render pass the pipeline is created
1576 * against does not use a depth/stencil attachment.
1578 if (!pCreateInfo
->pRasterizationState
->rasterizerDiscardEnable
&&
1579 subpass
->depth_stencil_attachment
.attachment
!= VK_ATTACHMENT_UNUSED
) {
1580 assert(pCreateInfo
->pDepthStencilState
);
1582 if (states
& (1 << VK_DYNAMIC_STATE_DEPTH_BOUNDS
)) {
1583 dynamic
->depth_bounds
.min
=
1584 pCreateInfo
->pDepthStencilState
->minDepthBounds
;
1585 dynamic
->depth_bounds
.max
=
1586 pCreateInfo
->pDepthStencilState
->maxDepthBounds
;
1589 if (states
& (1 << VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK
)) {
1590 dynamic
->stencil_compare_mask
.front
=
1591 pCreateInfo
->pDepthStencilState
->front
.compareMask
;
1592 dynamic
->stencil_compare_mask
.back
=
1593 pCreateInfo
->pDepthStencilState
->back
.compareMask
;
1596 if (states
& (1 << VK_DYNAMIC_STATE_STENCIL_WRITE_MASK
)) {
1597 dynamic
->stencil_write_mask
.front
=
1598 pCreateInfo
->pDepthStencilState
->front
.writeMask
;
1599 dynamic
->stencil_write_mask
.back
=
1600 pCreateInfo
->pDepthStencilState
->back
.writeMask
;
1603 if (states
& (1 << VK_DYNAMIC_STATE_STENCIL_REFERENCE
)) {
1604 dynamic
->stencil_reference
.front
=
1605 pCreateInfo
->pDepthStencilState
->front
.reference
;
1606 dynamic
->stencil_reference
.back
=
1607 pCreateInfo
->pDepthStencilState
->back
.reference
;
1611 pipeline
->dynamic_state_mask
= states
;
1614 static union ac_shader_variant_key
1615 radv_compute_vs_key(const VkGraphicsPipelineCreateInfo
*pCreateInfo
, bool as_es
, bool as_ls
, bool export_prim_id
)
1617 union ac_shader_variant_key key
;
1618 const VkPipelineVertexInputStateCreateInfo
*input_state
=
1619 pCreateInfo
->pVertexInputState
;
1621 memset(&key
, 0, sizeof(key
));
1622 key
.vs
.instance_rate_inputs
= 0;
1623 key
.vs
.as_es
= as_es
;
1624 key
.vs
.as_ls
= as_ls
;
1625 key
.vs
.export_prim_id
= export_prim_id
;
1627 for (unsigned i
= 0; i
< input_state
->vertexAttributeDescriptionCount
; ++i
) {
1629 binding
= input_state
->pVertexAttributeDescriptions
[i
].binding
;
1630 if (input_state
->pVertexBindingDescriptions
[binding
].inputRate
)
1631 key
.vs
.instance_rate_inputs
|= 1u << input_state
->pVertexAttributeDescriptions
[i
].location
;
1637 calculate_gs_ring_sizes(struct radv_pipeline
*pipeline
)
1639 struct radv_device
*device
= pipeline
->device
;
1640 unsigned num_se
= device
->physical_device
->rad_info
.max_se
;
1641 unsigned wave_size
= 64;
1642 unsigned max_gs_waves
= 32 * num_se
; /* max 32 per SE on GCN */
1643 unsigned gs_vertex_reuse
= 16 * num_se
; /* GS_VERTEX_REUSE register (per SE) */
1644 unsigned alignment
= 256 * num_se
;
1645 /* The maximum size is 63.999 MB per SE. */
1646 unsigned max_size
= ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se
;
1647 struct ac_shader_variant_info
*gs_info
= &pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
;
1648 struct ac_es_output_info
*es_info
= radv_pipeline_has_tess(pipeline
) ?
1649 &pipeline
->shaders
[MESA_SHADER_TESS_EVAL
]->info
.tes
.es_info
:
1650 &pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.vs
.es_info
;
1652 /* Calculate the minimum size. */
1653 unsigned min_esgs_ring_size
= align(es_info
->esgs_itemsize
* gs_vertex_reuse
*
1654 wave_size
, alignment
);
1655 /* These are recommended sizes, not minimum sizes. */
1656 unsigned esgs_ring_size
= max_gs_waves
* 2 * wave_size
*
1657 es_info
->esgs_itemsize
* gs_info
->gs
.vertices_in
;
1658 unsigned gsvs_ring_size
= max_gs_waves
* 2 * wave_size
*
1659 gs_info
->gs
.max_gsvs_emit_size
* 1; // no streams in VK (gs->max_gs_stream + 1);
1661 min_esgs_ring_size
= align(min_esgs_ring_size
, alignment
);
1662 esgs_ring_size
= align(esgs_ring_size
, alignment
);
1663 gsvs_ring_size
= align(gsvs_ring_size
, alignment
);
1665 pipeline
->graphics
.esgs_ring_size
= CLAMP(esgs_ring_size
, min_esgs_ring_size
, max_size
);
1666 pipeline
->graphics
.gsvs_ring_size
= MIN2(gsvs_ring_size
, max_size
);
1669 static void si_multiwave_lds_size_workaround(struct radv_device
*device
,
1672 /* SPI barrier management bug:
1673 * Make sure we have at least 4k of LDS in use to avoid the bug.
1674 * It applies to workgroup sizes of more than one wavefront.
1676 if (device
->physical_device
->rad_info
.family
== CHIP_BONAIRE
||
1677 device
->physical_device
->rad_info
.family
== CHIP_KABINI
||
1678 device
->physical_device
->rad_info
.family
== CHIP_MULLINS
)
1679 *lds_size
= MAX2(*lds_size
, 8);
1683 calculate_tess_state(struct radv_pipeline
*pipeline
,
1684 const VkGraphicsPipelineCreateInfo
*pCreateInfo
)
1686 unsigned num_tcs_input_cp
= pCreateInfo
->pTessellationState
->patchControlPoints
;
1687 unsigned num_tcs_output_cp
, num_tcs_inputs
, num_tcs_outputs
;
1688 unsigned num_tcs_patch_outputs
;
1689 unsigned input_vertex_size
, output_vertex_size
, pervertex_output_patch_size
;
1690 unsigned input_patch_size
, output_patch_size
, output_patch0_offset
;
1691 unsigned lds_size
, hardware_lds_size
;
1692 unsigned perpatch_output_offset
;
1693 unsigned num_patches
;
1694 struct radv_tessellation_state
*tess
= &pipeline
->graphics
.tess
;
1696 /* This calculates how shader inputs and outputs among VS, TCS, and TES
1697 * are laid out in LDS. */
1698 num_tcs_inputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.vs
.outputs_written
);
1700 num_tcs_outputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.outputs_written
); //tcs->outputs_written
1701 num_tcs_output_cp
= pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.tcs_vertices_out
; //TCS VERTICES OUT
1702 num_tcs_patch_outputs
= util_last_bit64(pipeline
->shaders
[MESA_SHADER_TESS_CTRL
]->info
.tcs
.patch_outputs_written
);
1704 /* Ensure that we only need one wave per SIMD so we don't need to check
1705 * resource usage. Also ensures that the number of tcs in and out
1706 * vertices per threadgroup are at most 256.
1708 input_vertex_size
= num_tcs_inputs
* 16;
1709 output_vertex_size
= num_tcs_outputs
* 16;
1711 input_patch_size
= num_tcs_input_cp
* input_vertex_size
;
1713 pervertex_output_patch_size
= num_tcs_output_cp
* output_vertex_size
;
1714 output_patch_size
= pervertex_output_patch_size
+ num_tcs_patch_outputs
* 16;
1715 /* Ensure that we only need one wave per SIMD so we don't need to check
1716 * resource usage. Also ensures that the number of tcs in and out
1717 * vertices per threadgroup are at most 256.
1719 num_patches
= 64 / MAX2(num_tcs_input_cp
, num_tcs_output_cp
) * 4;
1721 /* Make sure that the data fits in LDS. This assumes the shaders only
1722 * use LDS for the inputs and outputs.
1724 hardware_lds_size
= pipeline
->device
->physical_device
->rad_info
.chip_class
>= CIK
? 65536 : 32768;
1725 num_patches
= MIN2(num_patches
, hardware_lds_size
/ (input_patch_size
+ output_patch_size
));
1727 /* Make sure the output data fits in the offchip buffer */
1728 num_patches
= MIN2(num_patches
,
1729 (pipeline
->device
->tess_offchip_block_dw_size
* 4) /
1732 /* Not necessary for correctness, but improves performance. The
1733 * specific value is taken from the proprietary driver.
1735 num_patches
= MIN2(num_patches
, 40);
1737 /* SI bug workaround - limit LS-HS threadgroups to only one wave. */
1738 if (pipeline
->device
->physical_device
->rad_info
.chip_class
== SI
) {
1739 unsigned one_wave
= 64 / MAX2(num_tcs_input_cp
, num_tcs_output_cp
);
1740 num_patches
= MIN2(num_patches
, one_wave
);
1743 output_patch0_offset
= input_patch_size
* num_patches
;
1744 perpatch_output_offset
= output_patch0_offset
+ pervertex_output_patch_size
;
1746 lds_size
= output_patch0_offset
+ output_patch_size
* num_patches
;
1748 if (pipeline
->device
->physical_device
->rad_info
.chip_class
>= CIK
) {
1749 assert(lds_size
<= 65536);
1750 lds_size
= align(lds_size
, 512) / 512;
1752 assert(lds_size
<= 32768);
1753 lds_size
= align(lds_size
, 256) / 256;
1755 si_multiwave_lds_size_workaround(pipeline
->device
, &lds_size
);
1757 tess
->lds_size
= lds_size
;
1759 tess
->tcs_in_layout
= (input_patch_size
/ 4) |
1760 ((input_vertex_size
/ 4) << 13);
1761 tess
->tcs_out_layout
= (output_patch_size
/ 4) |
1762 ((output_vertex_size
/ 4) << 13);
1763 tess
->tcs_out_offsets
= (output_patch0_offset
/ 16) |
1764 ((perpatch_output_offset
/ 16) << 16);
1765 tess
->offchip_layout
= (pervertex_output_patch_size
* num_patches
<< 16) |
1766 (num_tcs_output_cp
<< 9) | num_patches
;
1768 tess
->ls_hs_config
= S_028B58_NUM_PATCHES(num_patches
) |
1769 S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp
) |
1770 S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp
);
1771 tess
->num_patches
= num_patches
;
1772 tess
->num_tcs_input_cp
= num_tcs_input_cp
;
1774 struct radv_shader_variant
*tes
= pipeline
->shaders
[MESA_SHADER_TESS_EVAL
];
1775 unsigned type
= 0, partitioning
= 0, topology
= 0, distribution_mode
= 0;
1777 switch (tes
->info
.tes
.primitive_mode
) {
1779 type
= V_028B6C_TESS_TRIANGLE
;
1782 type
= V_028B6C_TESS_QUAD
;
1785 type
= V_028B6C_TESS_ISOLINE
;
1789 switch (tes
->info
.tes
.spacing
) {
1790 case TESS_SPACING_EQUAL
:
1791 partitioning
= V_028B6C_PART_INTEGER
;
1793 case TESS_SPACING_FRACTIONAL_ODD
:
1794 partitioning
= V_028B6C_PART_FRAC_ODD
;
1796 case TESS_SPACING_FRACTIONAL_EVEN
:
1797 partitioning
= V_028B6C_PART_FRAC_EVEN
;
1803 if (tes
->info
.tes
.point_mode
)
1804 topology
= V_028B6C_OUTPUT_POINT
;
1805 else if (tes
->info
.tes
.primitive_mode
== GL_ISOLINES
)
1806 topology
= V_028B6C_OUTPUT_LINE
;
1807 else if (tes
->info
.tes
.ccw
)
1808 topology
= V_028B6C_OUTPUT_TRIANGLE_CW
;
1810 topology
= V_028B6C_OUTPUT_TRIANGLE_CCW
;
1812 if (pipeline
->device
->has_distributed_tess
) {
1813 if (pipeline
->device
->physical_device
->rad_info
.family
== CHIP_FIJI
||
1814 pipeline
->device
->physical_device
->rad_info
.family
>= CHIP_POLARIS10
)
1815 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_TRAPEZOIDS
;
1817 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_DONUTS
;
1819 distribution_mode
= V_028B6C_DISTRIBUTION_MODE_NO_DIST
;
1821 tess
->tf_param
= S_028B6C_TYPE(type
) |
1822 S_028B6C_PARTITIONING(partitioning
) |
1823 S_028B6C_TOPOLOGY(topology
) |
1824 S_028B6C_DISTRIBUTION_MODE(distribution_mode
);
1827 static const struct radv_prim_vertex_count prim_size_table
[] = {
1828 [V_008958_DI_PT_NONE
] = {0, 0},
1829 [V_008958_DI_PT_POINTLIST
] = {1, 1},
1830 [V_008958_DI_PT_LINELIST
] = {2, 2},
1831 [V_008958_DI_PT_LINESTRIP
] = {2, 1},
1832 [V_008958_DI_PT_TRILIST
] = {3, 3},
1833 [V_008958_DI_PT_TRIFAN
] = {3, 1},
1834 [V_008958_DI_PT_TRISTRIP
] = {3, 1},
1835 [V_008958_DI_PT_LINELIST_ADJ
] = {4, 4},
1836 [V_008958_DI_PT_LINESTRIP_ADJ
] = {4, 1},
1837 [V_008958_DI_PT_TRILIST_ADJ
] = {6, 6},
1838 [V_008958_DI_PT_TRISTRIP_ADJ
] = {6, 2},
1839 [V_008958_DI_PT_RECTLIST
] = {3, 3},
1840 [V_008958_DI_PT_LINELOOP
] = {2, 1},
1841 [V_008958_DI_PT_POLYGON
] = {3, 1},
1842 [V_008958_DI_PT_2D_TRI_STRIP
] = {0, 0},
1845 static uint32_t si_vgt_gs_mode(struct radv_shader_variant
*gs
)
1847 unsigned gs_max_vert_out
= gs
->info
.gs
.vertices_out
;
1850 if (gs_max_vert_out
<= 128) {
1851 cut_mode
= V_028A40_GS_CUT_128
;
1852 } else if (gs_max_vert_out
<= 256) {
1853 cut_mode
= V_028A40_GS_CUT_256
;
1854 } else if (gs_max_vert_out
<= 512) {
1855 cut_mode
= V_028A40_GS_CUT_512
;
1857 assert(gs_max_vert_out
<= 1024);
1858 cut_mode
= V_028A40_GS_CUT_1024
;
1861 return S_028A40_MODE(V_028A40_GS_SCENARIO_G
) |
1862 S_028A40_CUT_MODE(cut_mode
)|
1863 S_028A40_ES_WRITE_OPTIMIZE(1) |
1864 S_028A40_GS_WRITE_OPTIMIZE(1);
1867 static void calculate_vgt_gs_mode(struct radv_pipeline
*pipeline
)
1869 struct radv_shader_variant
*vs
;
1870 vs
= radv_pipeline_has_gs(pipeline
) ? pipeline
->gs_copy_shader
: (radv_pipeline_has_tess(pipeline
) ? pipeline
->shaders
[MESA_SHADER_TESS_EVAL
] : pipeline
->shaders
[MESA_SHADER_VERTEX
]);
1872 struct ac_vs_output_info
*outinfo
= &vs
->info
.vs
.outinfo
;
1874 pipeline
->graphics
.vgt_primitiveid_en
= false;
1875 pipeline
->graphics
.vgt_gs_mode
= 0;
1877 if (radv_pipeline_has_gs(pipeline
)) {
1878 pipeline
->graphics
.vgt_gs_mode
= si_vgt_gs_mode(pipeline
->shaders
[MESA_SHADER_GEOMETRY
]);
1879 } else if (outinfo
->export_prim_id
) {
1880 pipeline
->graphics
.vgt_gs_mode
= S_028A40_MODE(V_028A40_GS_SCENARIO_A
);
1881 pipeline
->graphics
.vgt_primitiveid_en
= true;
1885 static void calculate_pa_cl_vs_out_cntl(struct radv_pipeline
*pipeline
)
1887 struct radv_shader_variant
*vs
;
1888 vs
= radv_pipeline_has_gs(pipeline
) ? pipeline
->gs_copy_shader
: (radv_pipeline_has_tess(pipeline
) ? pipeline
->shaders
[MESA_SHADER_TESS_EVAL
] : pipeline
->shaders
[MESA_SHADER_VERTEX
]);
1890 struct ac_vs_output_info
*outinfo
= &vs
->info
.vs
.outinfo
;
1892 unsigned clip_dist_mask
, cull_dist_mask
, total_mask
;
1893 clip_dist_mask
= outinfo
->clip_dist_mask
;
1894 cull_dist_mask
= outinfo
->cull_dist_mask
;
1895 total_mask
= clip_dist_mask
| cull_dist_mask
;
1897 bool misc_vec_ena
= outinfo
->writes_pointsize
||
1898 outinfo
->writes_layer
||
1899 outinfo
->writes_viewport_index
;
1900 pipeline
->graphics
.pa_cl_vs_out_cntl
=
1901 S_02881C_USE_VTX_POINT_SIZE(outinfo
->writes_pointsize
) |
1902 S_02881C_USE_VTX_RENDER_TARGET_INDX(outinfo
->writes_layer
) |
1903 S_02881C_USE_VTX_VIEWPORT_INDX(outinfo
->writes_viewport_index
) |
1904 S_02881C_VS_OUT_MISC_VEC_ENA(misc_vec_ena
) |
1905 S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(misc_vec_ena
) |
1906 S_02881C_VS_OUT_CCDIST0_VEC_ENA((total_mask
& 0x0f) != 0) |
1907 S_02881C_VS_OUT_CCDIST1_VEC_ENA((total_mask
& 0xf0) != 0) |
1908 cull_dist_mask
<< 8 |
1913 static uint32_t offset_to_ps_input(uint32_t offset
, bool flat_shade
)
1915 uint32_t ps_input_cntl
;
1916 if (offset
<= AC_EXP_PARAM_OFFSET_31
) {
1917 ps_input_cntl
= S_028644_OFFSET(offset
);
1919 ps_input_cntl
|= S_028644_FLAT_SHADE(1);
1921 /* The input is a DEFAULT_VAL constant. */
1922 assert(offset
>= AC_EXP_PARAM_DEFAULT_VAL_0000
&&
1923 offset
<= AC_EXP_PARAM_DEFAULT_VAL_1111
);
1924 offset
-= AC_EXP_PARAM_DEFAULT_VAL_0000
;
1925 ps_input_cntl
= S_028644_OFFSET(0x20) |
1926 S_028644_DEFAULT_VAL(offset
);
1928 return ps_input_cntl
;
1931 static void calculate_ps_inputs(struct radv_pipeline
*pipeline
)
1933 struct radv_shader_variant
*ps
, *vs
;
1934 struct ac_vs_output_info
*outinfo
;
1936 ps
= pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
1937 vs
= radv_pipeline_has_gs(pipeline
) ? pipeline
->gs_copy_shader
: (radv_pipeline_has_tess(pipeline
) ? pipeline
->shaders
[MESA_SHADER_TESS_EVAL
] : pipeline
->shaders
[MESA_SHADER_VERTEX
]);
1939 outinfo
= &vs
->info
.vs
.outinfo
;
1941 unsigned ps_offset
= 0;
1943 if (ps
->info
.fs
.prim_id_input
) {
1944 unsigned vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_PRIMITIVE_ID
];
1945 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
) {
1946 pipeline
->graphics
.ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, true);
1951 if (ps
->info
.fs
.layer_input
) {
1952 unsigned vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_LAYER
];
1953 if (vs_offset
!= AC_EXP_PARAM_UNDEFINED
) {
1954 pipeline
->graphics
.ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, true);
1959 if (ps
->info
.fs
.has_pcoord
) {
1961 val
= S_028644_PT_SPRITE_TEX(1) | S_028644_OFFSET(0x20);
1962 pipeline
->graphics
.ps_input_cntl
[ps_offset
] = val
;
1966 for (unsigned i
= 0; i
< 32 && (1u << i
) <= ps
->info
.fs
.input_mask
; ++i
) {
1969 if (!(ps
->info
.fs
.input_mask
& (1u << i
)))
1972 vs_offset
= outinfo
->vs_output_param_offset
[VARYING_SLOT_VAR0
+ i
];
1973 if (vs_offset
== AC_EXP_PARAM_UNDEFINED
) {
1974 pipeline
->graphics
.ps_input_cntl
[ps_offset
] = S_028644_OFFSET(0x20);
1979 flat_shade
= !!(ps
->info
.fs
.flat_shaded_mask
& (1u << ps_offset
));
1981 pipeline
->graphics
.ps_input_cntl
[ps_offset
] = offset_to_ps_input(vs_offset
, flat_shade
);
1985 pipeline
->graphics
.ps_input_cntl_num
= ps_offset
;
1989 radv_pipeline_init(struct radv_pipeline
*pipeline
,
1990 struct radv_device
*device
,
1991 struct radv_pipeline_cache
*cache
,
1992 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
1993 const struct radv_graphics_pipeline_create_info
*extra
,
1994 const VkAllocationCallbacks
*alloc
)
1996 struct radv_shader_module fs_m
= {0};
2000 alloc
= &device
->alloc
;
2002 pipeline
->device
= device
;
2003 pipeline
->layout
= radv_pipeline_layout_from_handle(pCreateInfo
->layout
);
2005 radv_pipeline_init_dynamic_state(pipeline
, pCreateInfo
);
2006 const VkPipelineShaderStageCreateInfo
*pStages
[MESA_SHADER_STAGES
] = { 0, };
2007 struct radv_shader_module
*modules
[MESA_SHADER_STAGES
] = { 0, };
2008 for (uint32_t i
= 0; i
< pCreateInfo
->stageCount
; i
++) {
2009 gl_shader_stage stage
= ffs(pCreateInfo
->pStages
[i
].stage
) - 1;
2010 pStages
[stage
] = &pCreateInfo
->pStages
[i
];
2011 modules
[stage
] = radv_shader_module_from_handle(pStages
[stage
]->module
);
2014 radv_pipeline_init_blend_state(pipeline
, pCreateInfo
, extra
);
2016 if (!modules
[MESA_SHADER_FRAGMENT
]) {
2018 nir_builder_init_simple_shader(&fs_b
, NULL
, MESA_SHADER_FRAGMENT
, NULL
);
2019 fs_b
.shader
->info
.name
= ralloc_strdup(fs_b
.shader
, "noop_fs");
2020 fs_m
.nir
= fs_b
.shader
;
2021 modules
[MESA_SHADER_FRAGMENT
] = &fs_m
;
2024 if (modules
[MESA_SHADER_FRAGMENT
]) {
2025 union ac_shader_variant_key key
;
2026 key
.fs
.col_format
= pipeline
->graphics
.blend
.spi_shader_col_format
;
2027 key
.fs
.is_int8
= radv_pipeline_compute_is_int8(pCreateInfo
);
2029 const VkPipelineShaderStageCreateInfo
*stage
= pStages
[MESA_SHADER_FRAGMENT
];
2031 pipeline
->shaders
[MESA_SHADER_FRAGMENT
] =
2032 radv_pipeline_compile(pipeline
, cache
, modules
[MESA_SHADER_FRAGMENT
],
2033 stage
? stage
->pName
: "main",
2034 MESA_SHADER_FRAGMENT
,
2035 stage
? stage
->pSpecializationInfo
: NULL
,
2036 pipeline
->layout
, &key
);
2037 pipeline
->active_stages
|= mesa_to_vk_shader_stage(MESA_SHADER_FRAGMENT
);
2041 ralloc_free(fs_m
.nir
);
2043 if (modules
[MESA_SHADER_VERTEX
]) {
2046 bool export_prim_id
= false;
2047 if (modules
[MESA_SHADER_TESS_CTRL
])
2049 else if (modules
[MESA_SHADER_GEOMETRY
])
2051 else if (pipeline
->shaders
[MESA_SHADER_FRAGMENT
]->info
.fs
.prim_id_input
)
2052 export_prim_id
= true;
2053 union ac_shader_variant_key key
= radv_compute_vs_key(pCreateInfo
, as_es
, as_ls
, export_prim_id
);
2055 pipeline
->shaders
[MESA_SHADER_VERTEX
] =
2056 radv_pipeline_compile(pipeline
, cache
, modules
[MESA_SHADER_VERTEX
],
2057 pStages
[MESA_SHADER_VERTEX
]->pName
,
2059 pStages
[MESA_SHADER_VERTEX
]->pSpecializationInfo
,
2060 pipeline
->layout
, &key
);
2062 pipeline
->active_stages
|= mesa_to_vk_shader_stage(MESA_SHADER_VERTEX
);
2065 if (modules
[MESA_SHADER_GEOMETRY
]) {
2066 union ac_shader_variant_key key
= radv_compute_vs_key(pCreateInfo
, false, false, false);
2068 pipeline
->shaders
[MESA_SHADER_GEOMETRY
] =
2069 radv_pipeline_compile(pipeline
, cache
, modules
[MESA_SHADER_GEOMETRY
],
2070 pStages
[MESA_SHADER_GEOMETRY
]->pName
,
2071 MESA_SHADER_GEOMETRY
,
2072 pStages
[MESA_SHADER_GEOMETRY
]->pSpecializationInfo
,
2073 pipeline
->layout
, &key
);
2075 pipeline
->active_stages
|= mesa_to_vk_shader_stage(MESA_SHADER_GEOMETRY
);
2078 if (modules
[MESA_SHADER_TESS_EVAL
]) {
2079 assert(modules
[MESA_SHADER_TESS_CTRL
]);
2081 radv_tess_pipeline_compile(pipeline
,
2083 modules
[MESA_SHADER_TESS_CTRL
],
2084 modules
[MESA_SHADER_TESS_EVAL
],
2085 pStages
[MESA_SHADER_TESS_CTRL
]->pName
,
2086 pStages
[MESA_SHADER_TESS_EVAL
]->pName
,
2087 pStages
[MESA_SHADER_TESS_CTRL
]->pSpecializationInfo
,
2088 pStages
[MESA_SHADER_TESS_EVAL
]->pSpecializationInfo
,
2090 pCreateInfo
->pTessellationState
->patchControlPoints
);
2091 pipeline
->active_stages
|= mesa_to_vk_shader_stage(MESA_SHADER_TESS_EVAL
) |
2092 mesa_to_vk_shader_stage(MESA_SHADER_TESS_CTRL
);
2095 radv_pipeline_init_depth_stencil_state(pipeline
, pCreateInfo
, extra
);
2096 radv_pipeline_init_raster_state(pipeline
, pCreateInfo
);
2097 radv_pipeline_init_multisample_state(pipeline
, pCreateInfo
);
2098 pipeline
->graphics
.prim
= si_translate_prim(pCreateInfo
->pInputAssemblyState
->topology
);
2099 pipeline
->graphics
.can_use_guardband
= radv_prim_can_use_guardband(pCreateInfo
->pInputAssemblyState
->topology
);
2101 if (radv_pipeline_has_gs(pipeline
)) {
2102 pipeline
->graphics
.gs_out
= si_conv_gl_prim_to_gs_out(pipeline
->shaders
[MESA_SHADER_GEOMETRY
]->info
.gs
.output_prim
);
2103 pipeline
->graphics
.can_use_guardband
= pipeline
->graphics
.gs_out
== V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
2105 pipeline
->graphics
.gs_out
= si_conv_prim_to_gs_out(pCreateInfo
->pInputAssemblyState
->topology
);
2107 if (extra
&& extra
->use_rectlist
) {
2108 pipeline
->graphics
.prim
= V_008958_DI_PT_RECTLIST
;
2109 pipeline
->graphics
.gs_out
= V_028A6C_OUTPRIM_TYPE_TRISTRIP
;
2110 pipeline
->graphics
.can_use_guardband
= true;
2112 pipeline
->graphics
.prim_restart_enable
= !!pCreateInfo
->pInputAssemblyState
->primitiveRestartEnable
;
2113 /* prim vertex count will need TESS changes */
2114 pipeline
->graphics
.prim_vertex_count
= prim_size_table
[pipeline
->graphics
.prim
];
2116 /* Ensure that some export memory is always allocated, for two reasons:
2118 * 1) Correctness: The hardware ignores the EXEC mask if no export
2119 * memory is allocated, so KILL and alpha test do not work correctly
2121 * 2) Performance: Every shader needs at least a NULL export, even when
2122 * it writes no color/depth output. The NULL export instruction
2123 * stalls without this setting.
2125 * Don't add this to CB_SHADER_MASK.
2127 struct radv_shader_variant
*ps
= pipeline
->shaders
[MESA_SHADER_FRAGMENT
];
2128 if (!pipeline
->graphics
.blend
.spi_shader_col_format
) {
2129 if (!ps
->info
.fs
.writes_z
&&
2130 !ps
->info
.fs
.writes_stencil
&&
2131 !ps
->info
.fs
.writes_sample_mask
)
2132 pipeline
->graphics
.blend
.spi_shader_col_format
= V_028714_SPI_SHADER_32_R
;
2136 pipeline
->graphics
.db_shader_control
= 0;
2137 if (ps
->info
.fs
.early_fragment_test
|| !ps
->info
.fs
.writes_memory
)
2138 z_order
= V_02880C_EARLY_Z_THEN_LATE_Z
;
2140 z_order
= V_02880C_LATE_Z
;
2142 pipeline
->graphics
.db_shader_control
=
2143 S_02880C_Z_EXPORT_ENABLE(ps
->info
.fs
.writes_z
) |
2144 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps
->info
.fs
.writes_stencil
) |
2145 S_02880C_KILL_ENABLE(!!ps
->info
.fs
.can_discard
) |
2146 S_02880C_MASK_EXPORT_ENABLE(ps
->info
.fs
.writes_sample_mask
) |
2147 S_02880C_Z_ORDER(z_order
) |
2148 S_02880C_DEPTH_BEFORE_SHADER(ps
->info
.fs
.early_fragment_test
) |
2149 S_02880C_EXEC_ON_HIER_FAIL(ps
->info
.fs
.writes_memory
) |
2150 S_02880C_EXEC_ON_NOOP(ps
->info
.fs
.writes_memory
);
2152 pipeline
->graphics
.shader_z_format
=
2153 ps
->info
.fs
.writes_sample_mask
? V_028710_SPI_SHADER_32_ABGR
:
2154 ps
->info
.fs
.writes_stencil
? V_028710_SPI_SHADER_32_GR
:
2155 ps
->info
.fs
.writes_z
? V_028710_SPI_SHADER_32_R
:
2156 V_028710_SPI_SHADER_ZERO
;
2158 calculate_vgt_gs_mode(pipeline
);
2159 calculate_pa_cl_vs_out_cntl(pipeline
);
2160 calculate_ps_inputs(pipeline
);
2162 for (unsigned i
= 0; i
< MESA_SHADER_STAGES
; i
++) {
2163 if (pipeline
->shaders
[i
]) {
2164 pipeline
->need_indirect_descriptor_sets
|= pipeline
->shaders
[i
]->info
.need_indirect_descriptor_sets
;
2168 uint32_t stages
= 0;
2169 if (radv_pipeline_has_tess(pipeline
)) {
2170 stages
|= S_028B54_LS_EN(V_028B54_LS_STAGE_ON
) |
2171 S_028B54_HS_EN(1) | S_028B54_DYNAMIC_HS(1);
2173 if (radv_pipeline_has_gs(pipeline
))
2174 stages
|= S_028B54_ES_EN(V_028B54_ES_STAGE_DS
) |
2176 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER
);
2178 stages
|= S_028B54_VS_EN(V_028B54_VS_STAGE_DS
);
2180 } else if (radv_pipeline_has_gs(pipeline
))
2181 stages
|= S_028B54_ES_EN(V_028B54_ES_STAGE_REAL
) |
2183 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER
);
2185 if (device
->physical_device
->rad_info
.chip_class
>= GFX9
)
2186 stages
|= S_028B54_MAX_PRIMGRP_IN_WAVE(2);
2188 pipeline
->graphics
.vgt_shader_stages_en
= stages
;
2190 if (radv_pipeline_has_gs(pipeline
))
2191 calculate_gs_ring_sizes(pipeline
);
2193 if (radv_pipeline_has_tess(pipeline
)) {
2194 if (pipeline
->graphics
.prim
== V_008958_DI_PT_PATCH
) {
2195 pipeline
->graphics
.prim_vertex_count
.min
= pCreateInfo
->pTessellationState
->patchControlPoints
;
2196 pipeline
->graphics
.prim_vertex_count
.incr
= 1;
2198 calculate_tess_state(pipeline
, pCreateInfo
);
2201 const VkPipelineVertexInputStateCreateInfo
*vi_info
=
2202 pCreateInfo
->pVertexInputState
;
2203 for (uint32_t i
= 0; i
< vi_info
->vertexAttributeDescriptionCount
; i
++) {
2204 const VkVertexInputAttributeDescription
*desc
=
2205 &vi_info
->pVertexAttributeDescriptions
[i
];
2206 unsigned loc
= desc
->location
;
2207 const struct vk_format_description
*format_desc
;
2209 uint32_t num_format
, data_format
;
2210 format_desc
= vk_format_description(desc
->format
);
2211 first_non_void
= vk_format_get_first_non_void_channel(desc
->format
);
2213 num_format
= radv_translate_buffer_numformat(format_desc
, first_non_void
);
2214 data_format
= radv_translate_buffer_dataformat(format_desc
, first_non_void
);
2216 pipeline
->va_rsrc_word3
[loc
] = S_008F0C_DST_SEL_X(si_map_swizzle(format_desc
->swizzle
[0])) |
2217 S_008F0C_DST_SEL_Y(si_map_swizzle(format_desc
->swizzle
[1])) |
2218 S_008F0C_DST_SEL_Z(si_map_swizzle(format_desc
->swizzle
[2])) |
2219 S_008F0C_DST_SEL_W(si_map_swizzle(format_desc
->swizzle
[3])) |
2220 S_008F0C_NUM_FORMAT(num_format
) |
2221 S_008F0C_DATA_FORMAT(data_format
);
2222 pipeline
->va_format_size
[loc
] = format_desc
->block
.bits
/ 8;
2223 pipeline
->va_offset
[loc
] = desc
->offset
;
2224 pipeline
->va_binding
[loc
] = desc
->binding
;
2225 pipeline
->num_vertex_attribs
= MAX2(pipeline
->num_vertex_attribs
, loc
+ 1);
2228 for (uint32_t i
= 0; i
< vi_info
->vertexBindingDescriptionCount
; i
++) {
2229 const VkVertexInputBindingDescription
*desc
=
2230 &vi_info
->pVertexBindingDescriptions
[i
];
2232 pipeline
->binding_stride
[desc
->binding
] = desc
->stride
;
2235 struct ac_userdata_info
*loc
= radv_lookup_user_sgpr(pipeline
, MESA_SHADER_VERTEX
,
2236 AC_UD_VS_BASE_VERTEX_START_INSTANCE
);
2237 if (loc
->sgpr_idx
!= -1) {
2238 pipeline
->graphics
.vtx_base_sgpr
= radv_shader_stage_to_user_data_0(MESA_SHADER_VERTEX
, radv_pipeline_has_gs(pipeline
), radv_pipeline_has_tess(pipeline
));
2239 pipeline
->graphics
.vtx_base_sgpr
+= loc
->sgpr_idx
* 4;
2240 if (pipeline
->shaders
[MESA_SHADER_VERTEX
]->info
.info
.vs
.needs_draw_id
)
2241 pipeline
->graphics
.vtx_emit_num
= 3;
2243 pipeline
->graphics
.vtx_emit_num
= 2;
2245 if (device
->debug_flags
& RADV_DEBUG_DUMP_SHADER_STATS
) {
2246 radv_dump_pipeline_stats(device
, pipeline
);
2249 result
= radv_pipeline_scratch_init(device
, pipeline
);
2254 radv_graphics_pipeline_create(
2256 VkPipelineCache _cache
,
2257 const VkGraphicsPipelineCreateInfo
*pCreateInfo
,
2258 const struct radv_graphics_pipeline_create_info
*extra
,
2259 const VkAllocationCallbacks
*pAllocator
,
2260 VkPipeline
*pPipeline
)
2262 RADV_FROM_HANDLE(radv_device
, device
, _device
);
2263 RADV_FROM_HANDLE(radv_pipeline_cache
, cache
, _cache
);
2264 struct radv_pipeline
*pipeline
;
2267 pipeline
= vk_alloc2(&device
->alloc
, pAllocator
, sizeof(*pipeline
), 8,
2268 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
2269 if (pipeline
== NULL
)
2270 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY
);
2272 memset(pipeline
, 0, sizeof(*pipeline
));
2273 result
= radv_pipeline_init(pipeline
, device
, cache
,
2274 pCreateInfo
, extra
, pAllocator
);
2275 if (result
!= VK_SUCCESS
) {
2276 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
2280 *pPipeline
= radv_pipeline_to_handle(pipeline
);
2285 VkResult
radv_CreateGraphicsPipelines(
2287 VkPipelineCache pipelineCache
,
2289 const VkGraphicsPipelineCreateInfo
* pCreateInfos
,
2290 const VkAllocationCallbacks
* pAllocator
,
2291 VkPipeline
* pPipelines
)
2293 VkResult result
= VK_SUCCESS
;
2296 for (; i
< count
; i
++) {
2298 r
= radv_graphics_pipeline_create(_device
,
2301 NULL
, pAllocator
, &pPipelines
[i
]);
2302 if (r
!= VK_SUCCESS
) {
2304 pPipelines
[i
] = VK_NULL_HANDLE
;
2311 static VkResult
radv_compute_pipeline_create(
2313 VkPipelineCache _cache
,
2314 const VkComputePipelineCreateInfo
* pCreateInfo
,
2315 const VkAllocationCallbacks
* pAllocator
,
2316 VkPipeline
* pPipeline
)
2318 RADV_FROM_HANDLE(radv_device
, device
, _device
);
2319 RADV_FROM_HANDLE(radv_pipeline_cache
, cache
, _cache
);
2320 RADV_FROM_HANDLE(radv_shader_module
, module
, pCreateInfo
->stage
.module
);
2321 struct radv_pipeline
*pipeline
;
2324 pipeline
= vk_alloc2(&device
->alloc
, pAllocator
, sizeof(*pipeline
), 8,
2325 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT
);
2326 if (pipeline
== NULL
)
2327 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY
);
2329 memset(pipeline
, 0, sizeof(*pipeline
));
2330 pipeline
->device
= device
;
2331 pipeline
->layout
= radv_pipeline_layout_from_handle(pCreateInfo
->layout
);
2333 pipeline
->shaders
[MESA_SHADER_COMPUTE
] =
2334 radv_pipeline_compile(pipeline
, cache
, module
,
2335 pCreateInfo
->stage
.pName
,
2336 MESA_SHADER_COMPUTE
,
2337 pCreateInfo
->stage
.pSpecializationInfo
,
2338 pipeline
->layout
, NULL
);
2341 pipeline
->need_indirect_descriptor_sets
|= pipeline
->shaders
[MESA_SHADER_COMPUTE
]->info
.need_indirect_descriptor_sets
;
2342 result
= radv_pipeline_scratch_init(device
, pipeline
);
2343 if (result
!= VK_SUCCESS
) {
2344 radv_pipeline_destroy(device
, pipeline
, pAllocator
);
2348 *pPipeline
= radv_pipeline_to_handle(pipeline
);
2350 if (device
->debug_flags
& RADV_DEBUG_DUMP_SHADER_STATS
) {
2351 radv_dump_pipeline_stats(device
, pipeline
);
2355 VkResult
radv_CreateComputePipelines(
2357 VkPipelineCache pipelineCache
,
2359 const VkComputePipelineCreateInfo
* pCreateInfos
,
2360 const VkAllocationCallbacks
* pAllocator
,
2361 VkPipeline
* pPipelines
)
2363 VkResult result
= VK_SUCCESS
;
2366 for (; i
< count
; i
++) {
2368 r
= radv_compute_pipeline_create(_device
, pipelineCache
,
2370 pAllocator
, &pPipelines
[i
]);
2371 if (r
!= VK_SUCCESS
) {
2373 pPipelines
[i
] = VK_NULL_HANDLE
;