projects / mesa.git / blob
? search:


ca8cb56d94fc5d54291e94b2c53e9fe503e5a81d
[mesa.git] / src / broadcom / compiler / vir.c
1 /*
2 * Copyright © 2016-2017 Broadcom
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 */
23
24 #include "broadcom/common/v3d_device_info.h"
25 #include "v3d_compiler.h"
26
27 int
28 vir_get_nsrc(struct qinst *inst)
29 {
30 switch (inst->qpu.type) {
31 case V3D_QPU_INSTR_TYPE_BRANCH:
32 return 0;
33 case V3D_QPU_INSTR_TYPE_ALU:
34 if (inst->qpu.alu.add.op != V3D_QPU_A_NOP)
35 return v3d_qpu_add_op_num_src(inst->qpu.alu.add.op);
36 else
37 return v3d_qpu_mul_op_num_src(inst->qpu.alu.mul.op);
38 }
39
40 return 0;
41 }
42
43 /**
44 * Returns whether the instruction has any side effects that must be
45 * preserved.
46 */
47 bool
48 vir_has_side_effects(struct v3d_compile *c, struct qinst *inst)
49 {
50 switch (inst->qpu.type) {
51 case V3D_QPU_INSTR_TYPE_BRANCH:
52 return true;
53 case V3D_QPU_INSTR_TYPE_ALU:
54 switch (inst->qpu.alu.add.op) {
55 case V3D_QPU_A_SETREVF:
56 case V3D_QPU_A_SETMSF:
57 case V3D_QPU_A_VPMSETUP:
58 case V3D_QPU_A_STVPMV:
59 case V3D_QPU_A_STVPMD:
60 case V3D_QPU_A_STVPMP:
61 case V3D_QPU_A_VPMWT:
62 case V3D_QPU_A_TMUWT:
63 return true;
64 default:
65 break;
66 }
67
68 switch (inst->qpu.alu.mul.op) {
69 case V3D_QPU_M_MULTOP:
70 return true;
71 default:
72 break;
73 }
74 }
75
76 if (inst->qpu.sig.ldtmu ||
77 inst->qpu.sig.ldvary ||
78 inst->qpu.sig.wrtmuc ||
79 inst->qpu.sig.thrsw) {
80 return true;
81 }
82
83 return false;
84 }
85
86 bool
87 vir_is_raw_mov(struct qinst *inst)
88 {
89 if (inst->qpu.type != V3D_QPU_INSTR_TYPE_ALU ||
90 (inst->qpu.alu.mul.op != V3D_QPU_M_FMOV &&
91 inst->qpu.alu.mul.op != V3D_QPU_M_MOV)) {
92 return false;
93 }
94
95 if (inst->qpu.alu.add.output_pack != V3D_QPU_PACK_NONE ||
96 inst->qpu.alu.mul.output_pack != V3D_QPU_PACK_NONE) {
97 return false;
98 }
99
100 if (inst->qpu.alu.add.a_unpack != V3D_QPU_UNPACK_NONE ||
101 inst->qpu.alu.add.b_unpack != V3D_QPU_UNPACK_NONE ||
102 inst->qpu.alu.mul.a_unpack != V3D_QPU_UNPACK_NONE ||
103 inst->qpu.alu.mul.b_unpack != V3D_QPU_UNPACK_NONE) {
104 return false;
105 }
106
107 if (inst->qpu.flags.ac != V3D_QPU_COND_NONE ||
108 inst->qpu.flags.mc != V3D_QPU_COND_NONE)
109 return false;
110
111 return true;
112 }
113
114 bool
115 vir_is_add(struct qinst *inst)
116 {
117 return (inst->qpu.type == V3D_QPU_INSTR_TYPE_ALU &&
118 inst->qpu.alu.add.op != V3D_QPU_A_NOP);
119 }
120
121 bool
122 vir_is_mul(struct qinst *inst)
123 {
124 return (inst->qpu.type == V3D_QPU_INSTR_TYPE_ALU &&
125 inst->qpu.alu.mul.op != V3D_QPU_M_NOP);
126 }
127
128 bool
129 vir_is_tex(struct qinst *inst)
130 {
131 if (inst->dst.file == QFILE_MAGIC)
132 return v3d_qpu_magic_waddr_is_tmu(inst->dst.index);
133
134 if (inst->qpu.type == V3D_QPU_INSTR_TYPE_ALU &&
135 inst->qpu.alu.add.op == V3D_QPU_A_TMUWT) {
136 return true;
137 }
138
139 return false;
140 }
141
142 bool
143 vir_writes_r3(const struct v3d_device_info *devinfo, struct qinst *inst)
144 {
145 for (int i = 0; i < vir_get_nsrc(inst); i++) {
146 switch (inst->src[i].file) {
147 case QFILE_VPM:
148 return true;
149 default:
150 break;
151 }
152 }
153
154 if (devinfo->ver < 41 && (inst->qpu.sig.ldvary ||
155 inst->qpu.sig.ldtlb ||
156 inst->qpu.sig.ldtlbu ||
157 inst->qpu.sig.ldvpm)) {
158 return true;
159 }
160
161 return false;
162 }
163
164 bool
165 vir_writes_r4(const struct v3d_device_info *devinfo, struct qinst *inst)
166 {
167 switch (inst->dst.file) {
168 case QFILE_MAGIC:
169 switch (inst->dst.index) {
170 case V3D_QPU_WADDR_RECIP:
171 case V3D_QPU_WADDR_RSQRT:
172 case V3D_QPU_WADDR_EXP:
173 case V3D_QPU_WADDR_LOG:
174 case V3D_QPU_WADDR_SIN:
175 return true;
176 }
177 break;
178 default:
179 break;
180 }
181
182 if (devinfo->ver < 41 && inst->qpu.sig.ldtmu)
183 return true;
184
185 return false;
186 }
187
188 void
189 vir_set_unpack(struct qinst *inst, int src,
190 enum v3d_qpu_input_unpack unpack)
191 {
192 assert(src == 0 || src == 1);
193
194 if (vir_is_add(inst)) {
195 if (src == 0)
196 inst->qpu.alu.add.a_unpack = unpack;
197 else
198 inst->qpu.alu.add.b_unpack = unpack;
199 } else {
200 assert(vir_is_mul(inst));
201 if (src == 0)
202 inst->qpu.alu.mul.a_unpack = unpack;
203 else
204 inst->qpu.alu.mul.b_unpack = unpack;
205 }
206 }
207
208 void
209 vir_set_cond(struct qinst *inst, enum v3d_qpu_cond cond)
210 {
211 if (vir_is_add(inst)) {
212 inst->qpu.flags.ac = cond;
213 } else {
214 assert(vir_is_mul(inst));
215 inst->qpu.flags.mc = cond;
216 }
217 }
218
219 void
220 vir_set_pf(struct qinst *inst, enum v3d_qpu_pf pf)
221 {
222 if (vir_is_add(inst)) {
223 inst->qpu.flags.apf = pf;
224 } else {
225 assert(vir_is_mul(inst));
226 inst->qpu.flags.mpf = pf;
227 }
228 }
229
230 void
231 vir_set_uf(struct qinst *inst, enum v3d_qpu_uf uf)
232 {
233 if (vir_is_add(inst)) {
234 inst->qpu.flags.auf = uf;
235 } else {
236 assert(vir_is_mul(inst));
237 inst->qpu.flags.muf = uf;
238 }
239 }
240
241 #if 0
242 uint8_t
243 vir_channels_written(struct qinst *inst)
244 {
245 if (vir_is_mul(inst)) {
246 switch (inst->dst.pack) {
247 case QPU_PACK_MUL_NOP:
248 case QPU_PACK_MUL_8888:
249 return 0xf;
250 case QPU_PACK_MUL_8A:
251 return 0x1;
252 case QPU_PACK_MUL_8B:
253 return 0x2;
254 case QPU_PACK_MUL_8C:
255 return 0x4;
256 case QPU_PACK_MUL_8D:
257 return 0x8;
258 }
259 } else {
260 switch (inst->dst.pack) {
261 case QPU_PACK_A_NOP:
262 case QPU_PACK_A_8888:
263 case QPU_PACK_A_8888_SAT:
264 case QPU_PACK_A_32_SAT:
265 return 0xf;
266 case QPU_PACK_A_8A:
267 case QPU_PACK_A_8A_SAT:
268 return 0x1;
269 case QPU_PACK_A_8B:
270 case QPU_PACK_A_8B_SAT:
271 return 0x2;
272 case QPU_PACK_A_8C:
273 case QPU_PACK_A_8C_SAT:
274 return 0x4;
275 case QPU_PACK_A_8D:
276 case QPU_PACK_A_8D_SAT:
277 return 0x8;
278 case QPU_PACK_A_16A:
279 case QPU_PACK_A_16A_SAT:
280 return 0x3;
281 case QPU_PACK_A_16B:
282 case QPU_PACK_A_16B_SAT:
283 return 0xc;
284 }
285 }
286 unreachable("Bad pack field");
287 }
288 #endif
289
290 struct qreg
291 vir_get_temp(struct v3d_compile *c)
292 {
293 struct qreg reg;
294
295 reg.file = QFILE_TEMP;
296 reg.index = c->num_temps++;
297
298 if (c->num_temps > c->defs_array_size) {
299 uint32_t old_size = c->defs_array_size;
300 c->defs_array_size = MAX2(old_size * 2, 16);
301
302 c->defs = reralloc(c, c->defs, struct qinst *,
303 c->defs_array_size);
304 memset(&c->defs[old_size], 0,
305 sizeof(c->defs[0]) * (c->defs_array_size - old_size));
306
307 c->spillable = reralloc(c, c->spillable,
308 BITSET_WORD,
309 BITSET_WORDS(c->defs_array_size));
310 for (int i = old_size; i < c->defs_array_size; i++)
311 BITSET_SET(c->spillable, i);
312 }
313
314 return reg;
315 }
316
317 struct qinst *
318 vir_add_inst(enum v3d_qpu_add_op op, struct qreg dst, struct qreg src0, struct qreg src1)
319 {
320 struct qinst *inst = calloc(1, sizeof(*inst));
321
322 inst->qpu = v3d_qpu_nop();
323 inst->qpu.alu.add.op = op;
324
325 inst->dst = dst;
326 inst->src[0] = src0;
327 inst->src[1] = src1;
328 inst->uniform = ~0;
329
330 return inst;
331 }
332
333 struct qinst *
334 vir_mul_inst(enum v3d_qpu_mul_op op, struct qreg dst, struct qreg src0, struct qreg src1)
335 {
336 struct qinst *inst = calloc(1, sizeof(*inst));
337
338 inst->qpu = v3d_qpu_nop();
339 inst->qpu.alu.mul.op = op;
340
341 inst->dst = dst;
342 inst->src[0] = src0;
343 inst->src[1] = src1;
344 inst->uniform = ~0;
345
346 return inst;
347 }
348
349 struct qinst *
350 vir_branch_inst(struct v3d_compile *c, enum v3d_qpu_branch_cond cond)
351 {
352 struct qinst *inst = calloc(1, sizeof(*inst));
353
354 inst->qpu = v3d_qpu_nop();
355 inst->qpu.type = V3D_QPU_INSTR_TYPE_BRANCH;
356 inst->qpu.branch.cond = cond;
357 inst->qpu.branch.msfign = V3D_QPU_MSFIGN_NONE;
358 inst->qpu.branch.bdi = V3D_QPU_BRANCH_DEST_REL;
359 inst->qpu.branch.ub = true;
360 inst->qpu.branch.bdu = V3D_QPU_BRANCH_DEST_REL;
361
362 inst->dst = vir_nop_reg();
363 inst->uniform = vir_get_uniform_index(c, QUNIFORM_CONSTANT, 0);
364
365 return inst;
366 }
367
368 static void
369 vir_emit(struct v3d_compile *c, struct qinst *inst)
370 {
371 switch (c->cursor.mode) {
372 case vir_cursor_add:
373 list_add(&inst->link, c->cursor.link);
374 break;
375 case vir_cursor_addtail:
376 list_addtail(&inst->link, c->cursor.link);
377 break;
378 }
379
380 c->cursor = vir_after_inst(inst);
381 c->live_intervals_valid = false;
382 }
383
384 /* Updates inst to write to a new temporary, emits it, and notes the def. */
385 struct qreg
386 vir_emit_def(struct v3d_compile *c, struct qinst *inst)
387 {
388 assert(inst->dst.file == QFILE_NULL);
389
390 /* If we're emitting an instruction that's a def, it had better be
391 * writing a register.
392 */
393 if (inst->qpu.type == V3D_QPU_INSTR_TYPE_ALU) {
394 assert(inst->qpu.alu.add.op == V3D_QPU_A_NOP ||
395 v3d_qpu_add_op_has_dst(inst->qpu.alu.add.op));
396 assert(inst->qpu.alu.mul.op == V3D_QPU_M_NOP ||
397 v3d_qpu_mul_op_has_dst(inst->qpu.alu.mul.op));
398 }
399
400 inst->dst = vir_get_temp(c);
401
402 if (inst->dst.file == QFILE_TEMP)
403 c->defs[inst->dst.index] = inst;
404
405 vir_emit(c, inst);
406
407 return inst->dst;
408 }
409
410 struct qinst *
411 vir_emit_nondef(struct v3d_compile *c, struct qinst *inst)
412 {
413 if (inst->dst.file == QFILE_TEMP)
414 c->defs[inst->dst.index] = NULL;
415
416 vir_emit(c, inst);
417
418 return inst;
419 }
420
421 struct qblock *
422 vir_new_block(struct v3d_compile *c)
423 {
424 struct qblock *block = rzalloc(c, struct qblock);
425
426 list_inithead(&block->instructions);
427
428 block->predecessors = _mesa_set_create(block,
429 _mesa_hash_pointer,
430 _mesa_key_pointer_equal);
431
432 block->index = c->next_block_index++;
433
434 return block;
435 }
436
437 void
438 vir_set_emit_block(struct v3d_compile *c, struct qblock *block)
439 {
440 c->cur_block = block;
441 c->cursor = vir_after_block(block);
442 list_addtail(&block->link, &c->blocks);
443 }
444
445 struct qblock *
446 vir_entry_block(struct v3d_compile *c)
447 {
448 return list_first_entry(&c->blocks, struct qblock, link);
449 }
450
451 struct qblock *
452 vir_exit_block(struct v3d_compile *c)
453 {
454 return list_last_entry(&c->blocks, struct qblock, link);
455 }
456
457 void
458 vir_link_blocks(struct qblock *predecessor, struct qblock *successor)
459 {
460 _mesa_set_add(successor->predecessors, predecessor);
461 if (predecessor->successors[0]) {
462 assert(!predecessor->successors[1]);
463 predecessor->successors[1] = successor;
464 } else {
465 predecessor->successors[0] = successor;
466 }
467 }
468
469 const struct v3d_compiler *
470 v3d_compiler_init(const struct v3d_device_info *devinfo)
471 {
472 struct v3d_compiler *compiler = rzalloc(NULL, struct v3d_compiler);
473 if (!compiler)
474 return NULL;
475
476 compiler->devinfo = devinfo;
477
478 if (!vir_init_reg_sets(compiler)) {
479 ralloc_free(compiler);
480 return NULL;
481 }
482
483 return compiler;
484 }
485
486 void
487 v3d_compiler_free(const struct v3d_compiler *compiler)
488 {
489 ralloc_free((void *)compiler);
490 }
491
492 static struct v3d_compile *
493 vir_compile_init(const struct v3d_compiler *compiler,
494 struct v3d_key *key,
495 nir_shader *s,
496 void (*debug_output)(const char *msg,
497 void *debug_output_data),
498 void *debug_output_data,
499 int program_id, int variant_id)
500 {
501 struct v3d_compile *c = rzalloc(NULL, struct v3d_compile);
502
503 c->compiler = compiler;
504 c->devinfo = compiler->devinfo;
505 c->key = key;
506 c->program_id = program_id;
507 c->variant_id = variant_id;
508 c->threads = 4;
509 c->debug_output = debug_output;
510 c->debug_output_data = debug_output_data;
511
512 s = nir_shader_clone(c, s);
513 c->s = s;
514
515 list_inithead(&c->blocks);
516 vir_set_emit_block(c, vir_new_block(c));
517
518 c->output_position_index = -1;
519 c->output_sample_mask_index = -1;
520
521 c->def_ht = _mesa_hash_table_create(c, _mesa_hash_pointer,
522 _mesa_key_pointer_equal);
523
524 return c;
525 }
526
527 static int
528 type_size_vec4(const struct glsl_type *type)
529 {
530 return glsl_count_attribute_slots(type, false);
531 }
532
533 static void
534 v3d_lower_nir(struct v3d_compile *c)
535 {
536 struct nir_lower_tex_options tex_options = {
537 .lower_txd = true,
538 .lower_tg4_broadcom_swizzle = true,
539
540 .lower_rect = false, /* XXX: Use this on V3D 3.x */
541 .lower_txp = ~0,
542 /* Apply swizzles to all samplers. */
543 .swizzle_result = ~0,
544 };
545
546 /* Lower the format swizzle and (for 32-bit returns)
547 * ARB_texture_swizzle-style swizzle.
548 */
549 for (int i = 0; i < ARRAY_SIZE(c->key->tex); i++) {
550 for (int j = 0; j < 4; j++)
551 tex_options.swizzles[i][j] = c->key->tex[i].swizzle[j];
552
553 if (c->key->tex[i].clamp_s)
554 tex_options.saturate_s |= 1 << i;
555 if (c->key->tex[i].clamp_t)
556 tex_options.saturate_t |= 1 << i;
557 if (c->key->tex[i].clamp_r)
558 tex_options.saturate_r |= 1 << i;
559 if (c->key->tex[i].return_size == 16) {
560 tex_options.lower_tex_packing[i] =
561 nir_lower_tex_packing_16;
562 }
563 }
564
565 NIR_PASS_V(c->s, nir_lower_tex, &tex_options);
566 NIR_PASS_V(c->s, nir_lower_system_values);
567 }
568
569 static void
570 v3d_set_prog_data_uniforms(struct v3d_compile *c,
571 struct v3d_prog_data *prog_data)
572 {
573 int count = c->num_uniforms;
574 struct v3d_uniform_list *ulist = &prog_data->uniforms;
575
576 ulist->count = count;
577 ulist->data = ralloc_array(prog_data, uint32_t, count);
578 memcpy(ulist->data, c->uniform_data,
579 count * sizeof(*ulist->data));
580 ulist->contents = ralloc_array(prog_data, enum quniform_contents, count);
581 memcpy(ulist->contents, c->uniform_contents,
582 count * sizeof(*ulist->contents));
583 }
584
585 /* Copy the compiler UBO range state to the compiled shader, dropping out
586 * arrays that were never referenced by an indirect load.
587 *
588 * (Note that QIR dead code elimination of an array access still leaves that
589 * array alive, though)
590 */
591 static void
592 v3d_set_prog_data_ubo(struct v3d_compile *c,
593 struct v3d_prog_data *prog_data)
594 {
595 if (!c->num_ubo_ranges)
596 return;
597
598 prog_data->num_ubo_ranges = 0;
599 prog_data->ubo_ranges = ralloc_array(prog_data, struct v3d_ubo_range,
600 c->num_ubo_ranges);
601 for (int i = 0; i < c->num_ubo_ranges; i++) {
602 if (!c->ubo_range_used[i])
603 continue;
604
605 struct v3d_ubo_range *range = &c->ubo_ranges[i];
606 prog_data->ubo_ranges[prog_data->num_ubo_ranges++] = *range;
607 prog_data->ubo_size += range->size;
608 }
609
610 if (prog_data->ubo_size) {
611 if (V3D_DEBUG & V3D_DEBUG_SHADERDB) {
612 fprintf(stderr, "SHADER-DB: %s prog %d/%d: %d UBO uniforms\n",
613 vir_get_stage_name(c),
614 c->program_id, c->variant_id,
615 prog_data->ubo_size / 4);
616 }
617 }
618 }
619
620 static void
621 v3d_vs_set_prog_data(struct v3d_compile *c,
622 struct v3d_vs_prog_data *prog_data)
623 {
624 /* The vertex data gets format converted by the VPM so that
625 * each attribute channel takes up a VPM column. Precompute
626 * the sizes for the shader record.
627 */
628 for (int i = 0; i < ARRAY_SIZE(prog_data->vattr_sizes); i++) {
629 prog_data->vattr_sizes[i] = c->vattr_sizes[i];
630 prog_data->vpm_input_size += c->vattr_sizes[i];
631 }
632
633 prog_data->uses_vid = (c->s->info.system_values_read &
634 (1ull << SYSTEM_VALUE_VERTEX_ID));
635 prog_data->uses_iid = (c->s->info.system_values_read &
636 (1ull << SYSTEM_VALUE_INSTANCE_ID));
637
638 if (prog_data->uses_vid)
639 prog_data->vpm_input_size++;
640 if (prog_data->uses_iid)
641 prog_data->vpm_input_size++;
642
643 /* Input/output segment size are in sectors (8 rows of 32 bits per
644 * channel).
645 */
646 prog_data->vpm_input_size = align(prog_data->vpm_input_size, 8) / 8;
647 prog_data->vpm_output_size = align(c->vpm_output_size, 8) / 8;
648
649 /* Set us up for shared input/output segments. This is apparently
650 * necessary for our VCM setup to avoid varying corruption.
651 */
652 prog_data->separate_segments = false;
653 prog_data->vpm_output_size = MAX2(prog_data->vpm_output_size,
654 prog_data->vpm_input_size);
655 prog_data->vpm_input_size = 0;
656
657 /* Compute VCM cache size. We set up our program to take up less than
658 * half of the VPM, so that any set of bin and render programs won't
659 * run out of space. We need space for at least one input segment,
660 * and then allocate the rest to output segments (one for the current
661 * program, the rest to VCM). The valid range of the VCM cache size
662 * field is 1-4 16-vertex batches, but GFXH-1744 limits us to 2-4
663 * batches.
664 */
665 assert(c->devinfo->vpm_size);
666 int sector_size = 16 * sizeof(uint32_t) * 8;
667 int vpm_size_in_sectors = c->devinfo->vpm_size / sector_size;
668 int half_vpm = vpm_size_in_sectors / 2;
669 int vpm_output_sectors = half_vpm - prog_data->vpm_input_size;
670 int vpm_output_batches = vpm_output_sectors / prog_data->vpm_output_size;
671 assert(vpm_output_batches >= 2);
672 prog_data->vcm_cache_size = CLAMP(vpm_output_batches - 1, 2, 4);
673 }
674
675 static void
676 v3d_set_fs_prog_data_inputs(struct v3d_compile *c,
677 struct v3d_fs_prog_data *prog_data)
678 {
679 prog_data->num_inputs = c->num_inputs;
680 memcpy(prog_data->input_slots, c->input_slots,
681 c->num_inputs * sizeof(*c->input_slots));
682
683 STATIC_ASSERT(ARRAY_SIZE(prog_data->flat_shade_flags) >
684 (V3D_MAX_FS_INPUTS - 1) / 24);
685 for (int i = 0; i < V3D_MAX_FS_INPUTS; i++) {
686 if (BITSET_TEST(c->flat_shade_flags, i))
687 prog_data->flat_shade_flags[i / 24] |= 1 << (i % 24);
688
689 if (BITSET_TEST(c->noperspective_flags, i))
690 prog_data->noperspective_flags[i / 24] |= 1 << (i % 24);
691
692 if (BITSET_TEST(c->centroid_flags, i))
693 prog_data->centroid_flags[i / 24] |= 1 << (i % 24);
694 }
695 }
696
697 static void
698 v3d_fs_set_prog_data(struct v3d_compile *c,
699 struct v3d_fs_prog_data *prog_data)
700 {
701 v3d_set_fs_prog_data_inputs(c, prog_data);
702 prog_data->writes_z = c->writes_z;
703 prog_data->disable_ez = !c->s->info.fs.early_fragment_tests;
704 prog_data->uses_center_w = c->uses_center_w;
705 }
706
707 static void
708 v3d_set_prog_data(struct v3d_compile *c,
709 struct v3d_prog_data *prog_data)
710 {
711 prog_data->threads = c->threads;
712 prog_data->single_seg = !c->last_thrsw;
713 prog_data->spill_size = c->spill_size;
714
715 v3d_set_prog_data_uniforms(c, prog_data);
716 v3d_set_prog_data_ubo(c, prog_data);
717
718 if (c->s->info.stage == MESA_SHADER_VERTEX) {
719 v3d_vs_set_prog_data(c, (struct v3d_vs_prog_data *)prog_data);
720 } else {
721 assert(c->s->info.stage == MESA_SHADER_FRAGMENT);
722 v3d_fs_set_prog_data(c, (struct v3d_fs_prog_data *)prog_data);
723 }
724 }
725
726 static uint64_t *
727 v3d_return_qpu_insts(struct v3d_compile *c, uint32_t *final_assembly_size)
728 {
729 *final_assembly_size = c->qpu_inst_count * sizeof(uint64_t);
730
731 uint64_t *qpu_insts = malloc(*final_assembly_size);
732 if (!qpu_insts)
733 return NULL;
734
735 memcpy(qpu_insts, c->qpu_insts, *final_assembly_size);
736
737 vir_compile_destroy(c);
738
739 return qpu_insts;
740 }
741
742 static void
743 v3d_nir_lower_vs_early(struct v3d_compile *c)
744 {
745 /* Split our I/O vars and dead code eliminate the unused
746 * components.
747 */
748 NIR_PASS_V(c->s, nir_lower_io_to_scalar_early,
749 nir_var_shader_in | nir_var_shader_out);
750 uint64_t used_outputs[4] = {0};
751 for (int i = 0; i < c->vs_key->num_fs_inputs; i++) {
752 int slot = v3d_slot_get_slot(c->vs_key->fs_inputs[i]);
753 int comp = v3d_slot_get_component(c->vs_key->fs_inputs[i]);
754 used_outputs[comp] |= 1ull << slot;
755 }
756 NIR_PASS_V(c->s, nir_remove_unused_io_vars,
757 &c->s->outputs, used_outputs, NULL); /* demotes to globals */
758 NIR_PASS_V(c->s, nir_lower_global_vars_to_local);
759 v3d_optimize_nir(c->s);
760 NIR_PASS_V(c->s, nir_remove_dead_variables, nir_var_shader_in);
761 NIR_PASS_V(c->s, nir_lower_io, nir_var_shader_in | nir_var_shader_out,
762 type_size_vec4,
763 (nir_lower_io_options)0);
764 }
765
766 static void
767 v3d_fixup_fs_output_types(struct v3d_compile *c)
768 {
769 nir_foreach_variable(var, &c->s->outputs) {
770 uint32_t mask = 0;
771
772 switch (var->data.location) {
773 case FRAG_RESULT_COLOR:
774 mask = ~0;
775 break;
776 case FRAG_RESULT_DATA0:
777 case FRAG_RESULT_DATA1:
778 case FRAG_RESULT_DATA2:
779 case FRAG_RESULT_DATA3:
780 mask = 1 << (var->data.location - FRAG_RESULT_DATA0);
781 break;
782 }
783
784 if (c->fs_key->int_color_rb & mask) {
785 var->type =
786 glsl_vector_type(GLSL_TYPE_INT,
787 glsl_get_components(var->type));
788 } else if (c->fs_key->uint_color_rb & mask) {
789 var->type =
790 glsl_vector_type(GLSL_TYPE_UINT,
791 glsl_get_components(var->type));
792 }
793 }
794 }
795
796 static void
797 v3d_nir_lower_fs_early(struct v3d_compile *c)
798 {
799 if (c->fs_key->int_color_rb || c->fs_key->uint_color_rb)
800 v3d_fixup_fs_output_types(c);
801
802 /* If the shader has no non-TLB side effects, we can promote it to
803 * enabling early_fragment_tests even if the user didn't.
804 */
805 if (!(c->s->info.num_images ||
806 c->s->info.num_ssbos ||
807 c->s->info.num_abos)) {
808 c->s->info.fs.early_fragment_tests = true;
809 }
810 }
811
812 static void
813 v3d_nir_lower_vs_late(struct v3d_compile *c)
814 {
815 if (c->vs_key->clamp_color)
816 NIR_PASS_V(c->s, nir_lower_clamp_color_outputs);
817
818 if (c->key->ucp_enables) {
819 NIR_PASS_V(c->s, nir_lower_clip_vs, c->key->ucp_enables,
820 false);
821 NIR_PASS_V(c->s, nir_lower_io_to_scalar,
822 nir_var_shader_out);
823 }
824
825 /* Note: VS output scalarizing must happen after nir_lower_clip_vs. */
826 NIR_PASS_V(c->s, nir_lower_io_to_scalar, nir_var_shader_out);
827 }
828
829 static void
830 v3d_nir_lower_fs_late(struct v3d_compile *c)
831 {
832 if (c->fs_key->light_twoside)
833 NIR_PASS_V(c->s, nir_lower_two_sided_color);
834
835 if (c->fs_key->clamp_color)
836 NIR_PASS_V(c->s, nir_lower_clamp_color_outputs);
837
838 if (c->fs_key->alpha_test) {
839 NIR_PASS_V(c->s, nir_lower_alpha_test,
840 c->fs_key->alpha_test_func,
841 false);
842 }
843
844 if (c->key->ucp_enables)
845 NIR_PASS_V(c->s, nir_lower_clip_fs, c->key->ucp_enables);
846
847 /* Note: FS input scalarizing must happen after
848 * nir_lower_two_sided_color, which only handles a vec4 at a time.
849 */
850 NIR_PASS_V(c->s, nir_lower_io_to_scalar, nir_var_shader_in);
851 }
852
853 uint64_t *v3d_compile(const struct v3d_compiler *compiler,
854 struct v3d_key *key,
855 struct v3d_prog_data **out_prog_data,
856 nir_shader *s,
857 void (*debug_output)(const char *msg,
858 void *debug_output_data),
859 void *debug_output_data,
860 int program_id, int variant_id,
861 uint32_t *final_assembly_size)
862 {
863 struct v3d_prog_data *prog_data;
864 struct v3d_compile *c = vir_compile_init(compiler, key, s,
865 debug_output, debug_output_data,
866 program_id, variant_id);
867
868 switch (c->s->info.stage) {
869 case MESA_SHADER_VERTEX:
870 c->vs_key = (struct v3d_vs_key *)key;
871 prog_data = rzalloc_size(NULL, sizeof(struct v3d_vs_prog_data));
872 break;
873 case MESA_SHADER_FRAGMENT:
874 c->fs_key = (struct v3d_fs_key *)key;
875 prog_data = rzalloc_size(NULL, sizeof(struct v3d_fs_prog_data));
876 break;
877 default:
878 unreachable("unsupported shader stage");
879 }
880
881 if (c->s->info.stage == MESA_SHADER_VERTEX) {
882 v3d_nir_lower_vs_early(c);
883 } else {
884 assert(c->s->info.stage == MESA_SHADER_FRAGMENT);
885 v3d_nir_lower_fs_early(c);
886 }
887
888 v3d_lower_nir(c);
889
890 if (c->s->info.stage == MESA_SHADER_VERTEX) {
891 v3d_nir_lower_vs_late(c);
892 } else {
893 assert(c->s->info.stage == MESA_SHADER_FRAGMENT);
894 v3d_nir_lower_fs_late(c);
895 }
896
897 NIR_PASS_V(c->s, v3d_nir_lower_io, c);
898 NIR_PASS_V(c->s, v3d_nir_lower_txf_ms, c);
899 NIR_PASS_V(c->s, v3d_nir_lower_image_load_store);
900 NIR_PASS_V(c->s, nir_lower_idiv);
901
902 v3d_optimize_nir(c->s);
903 NIR_PASS_V(c->s, nir_lower_bool_to_int32);
904 NIR_PASS_V(c->s, nir_convert_from_ssa, true);
905
906 v3d_nir_to_vir(c);
907
908 v3d_set_prog_data(c, prog_data);
909
910 *out_prog_data = prog_data;
911
912 char *shaderdb;
913 int ret = asprintf(&shaderdb,
914 "%s shader: %d inst, %d threads, %d loops, "
915 "%d uniforms, %d:%d spills:fills",
916 vir_get_stage_name(c),
917 c->qpu_inst_count,
918 c->threads,
919 c->loops,
920 c->num_uniforms,
921 c->spills,
922 c->fills);
923 if (ret >= 0) {
924 c->debug_output(shaderdb, c->debug_output_data);
925 free(shaderdb);
926 }
927
928 return v3d_return_qpu_insts(c, final_assembly_size);
929 }
930
931 void
932 vir_remove_instruction(struct v3d_compile *c, struct qinst *qinst)
933 {
934 if (qinst->dst.file == QFILE_TEMP)
935 c->defs[qinst->dst.index] = NULL;
936
937 assert(&qinst->link != c->cursor.link);
938
939 list_del(&qinst->link);
940 free(qinst);
941
942 c->live_intervals_valid = false;
943 }
944
945 struct qreg
946 vir_follow_movs(struct v3d_compile *c, struct qreg reg)
947 {
948 /* XXX
949 int pack = reg.pack;
950
951 while (reg.file == QFILE_TEMP &&
952 c->defs[reg.index] &&
953 (c->defs[reg.index]->op == QOP_MOV ||
954 c->defs[reg.index]->op == QOP_FMOV) &&
955 !c->defs[reg.index]->dst.pack &&
956 !c->defs[reg.index]->src[0].pack) {
957 reg = c->defs[reg.index]->src[0];
958 }
959
960 reg.pack = pack;
961 */
962 return reg;
963 }
964
965 void
966 vir_compile_destroy(struct v3d_compile *c)
967 {
968 /* Defuse the assert that we aren't removing the cursor's instruction.
969 */
970 c->cursor.link = NULL;
971
972 vir_for_each_block(block, c) {
973 while (!list_empty(&block->instructions)) {
974 struct qinst *qinst =
975 list_first_entry(&block->instructions,
976 struct qinst, link);
977 vir_remove_instruction(c, qinst);
978 }
979 }
980
981 ralloc_free(c);
982 }
983
984 uint32_t
985 vir_get_uniform_index(struct v3d_compile *c,
986 enum quniform_contents contents,
987 uint32_t data)
988 {
989 for (int i = 0; i < c->num_uniforms; i++) {
990 if (c->uniform_contents[i] == contents &&
991 c->uniform_data[i] == data) {
992 return i;
993 }
994 }
995
996 uint32_t uniform = c->num_uniforms++;
997
998 if (uniform >= c->uniform_array_size) {
999 c->uniform_array_size = MAX2(MAX2(16, uniform + 1),
1000 c->uniform_array_size * 2);
1001
1002 c->uniform_data = reralloc(c, c->uniform_data,
1003 uint32_t,
1004 c->uniform_array_size);
1005 c->uniform_contents = reralloc(c, c->uniform_contents,
1006 enum quniform_contents,
1007 c->uniform_array_size);
1008 }
1009
1010 c->uniform_contents[uniform] = contents;
1011 c->uniform_data[uniform] = data;
1012
1013 return uniform;
1014 }
1015
1016 struct qreg
1017 vir_uniform(struct v3d_compile *c,
1018 enum quniform_contents contents,
1019 uint32_t data)
1020 {
1021 uint32_t uniform = vir_get_uniform_index(c, contents, data);
1022
1023 return vir_reg(QFILE_UNIF, uniform);
1024 }
1025
1026 #define OPTPASS(func) \
1027 do { \
1028 bool stage_progress = func(c); \
1029 if (stage_progress) { \
1030 progress = true; \
1031 if (print_opt_debug) { \
1032 fprintf(stderr, \
1033 "VIR opt pass %2d: %s progress\n", \
1034 pass, #func); \
1035 } \
1036 /*XXX vir_validate(c);*/ \
1037 } \
1038 } while (0)
1039
1040 void
1041 vir_optimize(struct v3d_compile *c)
1042 {
1043 bool print_opt_debug = false;
1044 int pass = 1;
1045
1046 while (true) {
1047 bool progress = false;
1048
1049 OPTPASS(vir_opt_copy_propagate);
1050 OPTPASS(vir_opt_dead_code);
1051 OPTPASS(vir_opt_small_immediates);
1052
1053 if (!progress)
1054 break;
1055
1056 pass++;
1057 }
1058 }
1059
1060 const char *
1061 vir_get_stage_name(struct v3d_compile *c)
1062 {
1063 if (c->vs_key && c->vs_key->is_coord)
1064 return "MESA_SHADER_COORD";
1065 else
1066 return gl_shader_stage_name(c->s->info.stage);
1067 }