projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Merge remote-tracking branch 'mesa-public/master' into vulkan
[mesa.git] / src / gallium / drivers / freedreno / a4xx / fd4_emit.c
1 /* -*- mode: C; c-file-style: "k&r"; tab-width 4; indent-tabs-mode: t; -*- */
2
3 /*
4 * Copyright (C) 2014 Rob Clark <robclark@freedesktop.org>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
23 * SOFTWARE.
24 *
25 * Authors:
26 * Rob Clark <robclark@freedesktop.org>
27 */
28
29 #include "pipe/p_state.h"
30 #include "util/u_string.h"
31 #include "util/u_memory.h"
32 #include "util/u_helpers.h"
33 #include "util/u_format.h"
34
35 #include "freedreno_resource.h"
36
37 #include "fd4_emit.h"
38 #include "fd4_blend.h"
39 #include "fd4_context.h"
40 #include "fd4_program.h"
41 #include "fd4_rasterizer.h"
42 #include "fd4_texture.h"
43 #include "fd4_format.h"
44 #include "fd4_zsa.h"
45
46 static const enum adreno_state_block sb[] = {
47 [SHADER_VERTEX] = SB_VERT_SHADER,
48 [SHADER_FRAGMENT] = SB_FRAG_SHADER,
49 };
50
51 /* regid: base const register
52 * prsc or dwords: buffer containing constant values
53 * sizedwords: size of const value buffer
54 */
55 void
56 fd4_emit_const(struct fd_ringbuffer *ring, enum shader_t type,
57 uint32_t regid, uint32_t offset, uint32_t sizedwords,
58 const uint32_t *dwords, struct pipe_resource *prsc)
59 {
60 uint32_t i, sz;
61 enum adreno_state_src src;
62
63 debug_assert((regid % 4) == 0);
64 debug_assert((sizedwords % 4) == 0);
65
66 if (prsc) {
67 sz = 0;
68 src = 0x2; // TODO ??
69 } else {
70 sz = sizedwords;
71 src = SS_DIRECT;
72 }
73
74 OUT_PKT3(ring, CP_LOAD_STATE, 2 + sz);
75 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/4) |
76 CP_LOAD_STATE_0_STATE_SRC(src) |
77 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
78 CP_LOAD_STATE_0_NUM_UNIT(sizedwords/4));
79 if (prsc) {
80 struct fd_bo *bo = fd_resource(prsc)->bo;
81 OUT_RELOC(ring, bo, offset,
82 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS), 0);
83 } else {
84 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
85 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
86 dwords = (uint32_t *)&((uint8_t *)dwords)[offset];
87 }
88 for (i = 0; i < sz; i++) {
89 OUT_RING(ring, dwords[i]);
90 }
91 }
92
93 static void
94 fd4_emit_const_bo(struct fd_ringbuffer *ring, enum shader_t type, boolean write,
95 uint32_t regid, uint32_t num, struct fd_bo **bos, uint32_t *offsets)
96 {
97 uint32_t i;
98
99 debug_assert((regid % 4) == 0);
100 debug_assert((num % 4) == 0);
101
102 OUT_PKT3(ring, CP_LOAD_STATE, 2 + num);
103 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/4) |
104 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
105 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
106 CP_LOAD_STATE_0_NUM_UNIT(num/4));
107 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
108 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
109
110 for (i = 0; i < num; i++) {
111 if (bos[i]) {
112 if (write) {
113 OUT_RELOCW(ring, bos[i], offsets[i], 0, 0);
114 } else {
115 OUT_RELOC(ring, bos[i], offsets[i], 0, 0);
116 }
117 } else {
118 OUT_RING(ring, 0xbad00000 | (i << 16));
119 }
120 }
121 }
122
123 static void
124 emit_textures(struct fd_context *ctx, struct fd_ringbuffer *ring,
125 enum adreno_state_block sb, struct fd_texture_stateobj *tex)
126 {
127 static const uint32_t bcolor_reg[] = {
128 [SB_VERT_TEX] = REG_A4XX_TPL1_TP_VS_BORDER_COLOR_BASE_ADDR,
129 [SB_FRAG_TEX] = REG_A4XX_TPL1_TP_FS_BORDER_COLOR_BASE_ADDR,
130 };
131 struct fd4_context *fd4_ctx = fd4_context(ctx);
132 unsigned i, off;
133 void *ptr;
134
135 u_upload_alloc(fd4_ctx->border_color_uploader,
136 0, 2 * PIPE_MAX_SAMPLERS * BORDERCOLOR_SIZE, &off,
137 &fd4_ctx->border_color_buf,
138 &ptr);
139
140 fd_setup_border_colors(tex, ptr, 0);
141
142 if (tex->num_samplers > 0) {
143 int num_samplers;
144
145 /* not sure if this is an a420.0 workaround, but we seem
146 * to need to emit these in pairs.. emit a final dummy
147 * entry if odd # of samplers:
148 */
149 num_samplers = align(tex->num_samplers, 2);
150
151 /* output sampler state: */
152 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (2 * num_samplers));
153 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(0) |
154 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
155 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
156 CP_LOAD_STATE_0_NUM_UNIT(num_samplers));
157 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
158 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
159 for (i = 0; i < tex->num_samplers; i++) {
160 static const struct fd4_sampler_stateobj dummy_sampler = {};
161 const struct fd4_sampler_stateobj *sampler = tex->samplers[i] ?
162 fd4_sampler_stateobj(tex->samplers[i]) :
163 &dummy_sampler;
164 OUT_RING(ring, sampler->texsamp0);
165 OUT_RING(ring, sampler->texsamp1);
166 }
167
168 for (; i < num_samplers; i++) {
169 OUT_RING(ring, 0x00000000);
170 OUT_RING(ring, 0x00000000);
171 }
172 }
173
174 if (tex->num_textures > 0) {
175 /* emit texture state: */
176 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (8 * tex->num_textures));
177 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(0) |
178 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
179 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
180 CP_LOAD_STATE_0_NUM_UNIT(tex->num_textures));
181 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
182 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
183 for (i = 0; i < tex->num_textures; i++) {
184 static const struct fd4_pipe_sampler_view dummy_view = {};
185 const struct fd4_pipe_sampler_view *view = tex->textures[i] ?
186 fd4_pipe_sampler_view(tex->textures[i]) :
187 &dummy_view;
188 unsigned start = fd_sampler_first_level(&view->base);
189
190 OUT_RING(ring, view->texconst0);
191 OUT_RING(ring, view->texconst1);
192 OUT_RING(ring, view->texconst2);
193 OUT_RING(ring, view->texconst3);
194 if (view->base.texture) {
195 struct fd_resource *rsc = fd_resource(view->base.texture);
196 uint32_t offset = fd_resource_offset(rsc, start, 0);
197 OUT_RELOC(ring, rsc->bo, offset, view->textconst4, 0);
198 } else {
199 OUT_RING(ring, 0x00000000);
200 }
201 OUT_RING(ring, 0x00000000);
202 OUT_RING(ring, 0x00000000);
203 OUT_RING(ring, 0x00000000);
204 }
205 }
206
207 OUT_PKT0(ring, bcolor_reg[sb], 1);
208 OUT_RELOC(ring, fd_resource(fd4_ctx->border_color_buf)->bo, off, 0, 0);
209
210 u_upload_unmap(fd4_ctx->border_color_uploader);
211 }
212
213 /* emit texture state for mem->gmem restore operation.. eventually it would
214 * be good to get rid of this and use normal CSO/etc state for more of these
215 * special cases..
216 */
217 void
218 fd4_emit_gmem_restore_tex(struct fd_ringbuffer *ring, unsigned nr_bufs,
219 struct pipe_surface **bufs)
220 {
221 unsigned char mrt_comp[A4XX_MAX_RENDER_TARGETS];
222 int i;
223
224 for (i = 0; i < A4XX_MAX_RENDER_TARGETS; i++) {
225 mrt_comp[i] = (i < nr_bufs) ? 0xf : 0;
226 }
227
228 /* output sampler state: */
229 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (2 * nr_bufs));
230 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(0) |
231 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
232 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
233 CP_LOAD_STATE_0_NUM_UNIT(nr_bufs));
234 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
235 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
236 for (i = 0; i < nr_bufs; i++) {
237 OUT_RING(ring, A4XX_TEX_SAMP_0_XY_MAG(A4XX_TEX_NEAREST) |
238 A4XX_TEX_SAMP_0_XY_MIN(A4XX_TEX_NEAREST) |
239 A4XX_TEX_SAMP_0_WRAP_S(A4XX_TEX_CLAMP_TO_EDGE) |
240 A4XX_TEX_SAMP_0_WRAP_T(A4XX_TEX_CLAMP_TO_EDGE) |
241 A4XX_TEX_SAMP_0_WRAP_R(A4XX_TEX_REPEAT));
242 OUT_RING(ring, 0x00000000);
243 }
244
245 /* emit texture state: */
246 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (8 * nr_bufs));
247 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(0) |
248 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
249 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
250 CP_LOAD_STATE_0_NUM_UNIT(nr_bufs));
251 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
252 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
253 for (i = 0; i < nr_bufs; i++) {
254 if (bufs[i]) {
255 struct fd_resource *rsc = fd_resource(bufs[i]->texture);
256 /* note: PIPE_BUFFER disallowed for surfaces */
257 unsigned lvl = bufs[i]->u.tex.level;
258 struct fd_resource_slice *slice = fd_resource_slice(rsc, lvl);
259 uint32_t offset = fd_resource_offset(rsc, lvl, bufs[i]->u.tex.first_layer);
260 enum pipe_format format = fd4_gmem_restore_format(bufs[i]->format);
261
262 /* The restore blit_zs shader expects stencil in sampler 0,
263 * and depth in sampler 1
264 */
265 if (rsc->stencil && (i == 0)) {
266 rsc = rsc->stencil;
267 format = fd4_gmem_restore_format(rsc->base.b.format);
268 }
269
270 /* z32 restore is accomplished using depth write. If there is
271 * no stencil component (ie. PIPE_FORMAT_Z32_FLOAT_S8X24_UINT)
272 * then no render target:
273 *
274 * (The same applies for z32_s8x24, since for stencil sampler
275 * state the above 'if' will replace 'format' with s8)
276 */
277 if ((format == PIPE_FORMAT_Z32_FLOAT) ||
278 (format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT))
279 mrt_comp[i] = 0;
280
281 debug_assert(bufs[i]->u.tex.first_layer == bufs[i]->u.tex.last_layer);
282
283 OUT_RING(ring, A4XX_TEX_CONST_0_FMT(fd4_pipe2tex(format)) |
284 A4XX_TEX_CONST_0_TYPE(A4XX_TEX_2D) |
285 fd4_tex_swiz(format, PIPE_SWIZZLE_RED, PIPE_SWIZZLE_GREEN,
286 PIPE_SWIZZLE_BLUE, PIPE_SWIZZLE_ALPHA));
287 OUT_RING(ring, A4XX_TEX_CONST_1_WIDTH(bufs[i]->width) |
288 A4XX_TEX_CONST_1_HEIGHT(bufs[i]->height));
289 OUT_RING(ring, A4XX_TEX_CONST_2_PITCH(slice->pitch * rsc->cpp));
290 OUT_RING(ring, 0x00000000);
291 OUT_RELOC(ring, rsc->bo, offset, 0, 0);
292 OUT_RING(ring, 0x00000000);
293 OUT_RING(ring, 0x00000000);
294 OUT_RING(ring, 0x00000000);
295 } else {
296 OUT_RING(ring, A4XX_TEX_CONST_0_FMT(0) |
297 A4XX_TEX_CONST_0_TYPE(A4XX_TEX_2D) |
298 A4XX_TEX_CONST_0_SWIZ_X(A4XX_TEX_ONE) |
299 A4XX_TEX_CONST_0_SWIZ_Y(A4XX_TEX_ONE) |
300 A4XX_TEX_CONST_0_SWIZ_Z(A4XX_TEX_ONE) |
301 A4XX_TEX_CONST_0_SWIZ_W(A4XX_TEX_ONE));
302 OUT_RING(ring, A4XX_TEX_CONST_1_WIDTH(0) |
303 A4XX_TEX_CONST_1_HEIGHT(0));
304 OUT_RING(ring, A4XX_TEX_CONST_2_PITCH(0));
305 OUT_RING(ring, 0x00000000);
306 OUT_RING(ring, 0x00000000);
307 OUT_RING(ring, 0x00000000);
308 OUT_RING(ring, 0x00000000);
309 OUT_RING(ring, 0x00000000);
310 }
311 }
312
313 OUT_PKT0(ring, REG_A4XX_RB_RENDER_COMPONENTS, 1);
314 OUT_RING(ring, A4XX_RB_RENDER_COMPONENTS_RT0(mrt_comp[0]) |
315 A4XX_RB_RENDER_COMPONENTS_RT1(mrt_comp[1]) |
316 A4XX_RB_RENDER_COMPONENTS_RT2(mrt_comp[2]) |
317 A4XX_RB_RENDER_COMPONENTS_RT3(mrt_comp[3]) |
318 A4XX_RB_RENDER_COMPONENTS_RT4(mrt_comp[4]) |
319 A4XX_RB_RENDER_COMPONENTS_RT5(mrt_comp[5]) |
320 A4XX_RB_RENDER_COMPONENTS_RT6(mrt_comp[6]) |
321 A4XX_RB_RENDER_COMPONENTS_RT7(mrt_comp[7]));
322 }
323
324 void
325 fd4_emit_vertex_bufs(struct fd_ringbuffer *ring, struct fd4_emit *emit)
326 {
327 int32_t i, j, last = -1;
328 uint32_t total_in = 0;
329 const struct fd_vertex_state *vtx = emit->vtx;
330 struct ir3_shader_variant *vp = fd4_emit_get_vp(emit);
331 unsigned vertex_regid = regid(63, 0);
332 unsigned instance_regid = regid(63, 0);
333 unsigned vtxcnt_regid = regid(63, 0);
334
335 for (i = 0; i < vp->inputs_count; i++) {
336 if (vp->inputs[i].sysval) {
337 switch(vp->inputs[i].slot) {
338 case SYSTEM_VALUE_BASE_VERTEX:
339 /* handled elsewhere */
340 break;
341 case SYSTEM_VALUE_VERTEX_ID_ZERO_BASE:
342 vertex_regid = vp->inputs[i].regid;
343 break;
344 case SYSTEM_VALUE_INSTANCE_ID:
345 instance_regid = vp->inputs[i].regid;
346 break;
347 case SYSTEM_VALUE_VERTEX_CNT:
348 vtxcnt_regid = vp->inputs[i].regid;
349 break;
350 default:
351 unreachable("invalid system value");
352 break;
353 }
354 } else if (i < vtx->vtx->num_elements && vp->inputs[i].compmask) {
355 last = i;
356 }
357 }
358
359
360 /* hw doesn't like to be configured for zero vbo's, it seems: */
361 if ((vtx->vtx->num_elements == 0) &&
362 (vertex_regid == regid(63, 0)) &&
363 (instance_regid == regid(63, 0)) &&
364 (vtxcnt_regid == regid(63, 0)))
365 return;
366
367 for (i = 0, j = 0; i <= last; i++) {
368 assert(!vp->inputs[i].sysval);
369 if (vp->inputs[i].compmask) {
370 struct pipe_vertex_element *elem = &vtx->vtx->pipe[i];
371 const struct pipe_vertex_buffer *vb =
372 &vtx->vertexbuf.vb[elem->vertex_buffer_index];
373 struct fd_resource *rsc = fd_resource(vb->buffer);
374 enum pipe_format pfmt = elem->src_format;
375 enum a4xx_vtx_fmt fmt = fd4_pipe2vtx(pfmt);
376 bool switchnext = (i != last) ||
377 (vertex_regid != regid(63, 0)) ||
378 (instance_regid != regid(63, 0)) ||
379 (vtxcnt_regid != regid(63, 0));
380 bool isint = util_format_is_pure_integer(pfmt);
381 uint32_t fs = util_format_get_blocksize(pfmt);
382 uint32_t off = vb->buffer_offset + elem->src_offset;
383 uint32_t size = fd_bo_size(rsc->bo) - off;
384 debug_assert(fmt != ~0);
385
386 OUT_PKT0(ring, REG_A4XX_VFD_FETCH(j), 4);
387 OUT_RING(ring, A4XX_VFD_FETCH_INSTR_0_FETCHSIZE(fs - 1) |
388 A4XX_VFD_FETCH_INSTR_0_BUFSTRIDE(vb->stride) |
389 COND(elem->instance_divisor, A4XX_VFD_FETCH_INSTR_0_INSTANCED) |
390 COND(switchnext, A4XX_VFD_FETCH_INSTR_0_SWITCHNEXT));
391 OUT_RELOC(ring, rsc->bo, off, 0, 0);
392 OUT_RING(ring, A4XX_VFD_FETCH_INSTR_2_SIZE(size));
393 OUT_RING(ring, A4XX_VFD_FETCH_INSTR_3_STEPRATE(MAX2(1, elem->instance_divisor)));
394
395 OUT_PKT0(ring, REG_A4XX_VFD_DECODE_INSTR(j), 1);
396 OUT_RING(ring, A4XX_VFD_DECODE_INSTR_CONSTFILL |
397 A4XX_VFD_DECODE_INSTR_WRITEMASK(vp->inputs[i].compmask) |
398 A4XX_VFD_DECODE_INSTR_FORMAT(fmt) |
399 A4XX_VFD_DECODE_INSTR_SWAP(fd4_pipe2swap(pfmt)) |
400 A4XX_VFD_DECODE_INSTR_REGID(vp->inputs[i].regid) |
401 A4XX_VFD_DECODE_INSTR_SHIFTCNT(fs) |
402 A4XX_VFD_DECODE_INSTR_LASTCOMPVALID |
403 COND(isint, A4XX_VFD_DECODE_INSTR_INT) |
404 COND(switchnext, A4XX_VFD_DECODE_INSTR_SWITCHNEXT));
405
406 total_in += vp->inputs[i].ncomp;
407 j++;
408 }
409 }
410
411 OUT_PKT0(ring, REG_A4XX_VFD_CONTROL_0, 5);
412 OUT_RING(ring, A4XX_VFD_CONTROL_0_TOTALATTRTOVS(total_in) |
413 0xa0000 | /* XXX */
414 A4XX_VFD_CONTROL_0_STRMDECINSTRCNT(j) |
415 A4XX_VFD_CONTROL_0_STRMFETCHINSTRCNT(j));
416 OUT_RING(ring, A4XX_VFD_CONTROL_1_MAXSTORAGE(129) | // XXX
417 A4XX_VFD_CONTROL_1_REGID4VTX(vertex_regid) |
418 A4XX_VFD_CONTROL_1_REGID4INST(instance_regid));
419 OUT_RING(ring, 0x00000000); /* XXX VFD_CONTROL_2 */
420 OUT_RING(ring, A4XX_VFD_CONTROL_3_REGID_VTXCNT(vtxcnt_regid));
421 OUT_RING(ring, 0x00000000); /* XXX VFD_CONTROL_4 */
422
423 /* cache invalidate, otherwise vertex fetch could see
424 * stale vbo contents:
425 */
426 OUT_PKT0(ring, REG_A4XX_UCHE_INVALIDATE0, 2);
427 OUT_RING(ring, 0x00000000);
428 OUT_RING(ring, 0x00000012);
429 }
430
431 void
432 fd4_emit_state(struct fd_context *ctx, struct fd_ringbuffer *ring,
433 struct fd4_emit *emit)
434 {
435 struct ir3_shader_variant *vp = fd4_emit_get_vp(emit);
436 struct ir3_shader_variant *fp = fd4_emit_get_fp(emit);
437 uint32_t dirty = emit->dirty;
438
439 emit_marker(ring, 5);
440
441 if ((dirty & FD_DIRTY_FRAMEBUFFER) && !emit->key.binning_pass) {
442 struct pipe_framebuffer_state *pfb = &ctx->framebuffer;
443 unsigned char mrt_comp[A4XX_MAX_RENDER_TARGETS] = {0};
444
445 for (unsigned i = 0; i < A4XX_MAX_RENDER_TARGETS; i++) {
446 mrt_comp[i] = ((i < pfb->nr_cbufs) && pfb->cbufs[i]) ? 0xf : 0;
447 }
448
449 OUT_PKT0(ring, REG_A4XX_RB_RENDER_COMPONENTS, 1);
450 OUT_RING(ring, A4XX_RB_RENDER_COMPONENTS_RT0(mrt_comp[0]) |
451 A4XX_RB_RENDER_COMPONENTS_RT1(mrt_comp[1]) |
452 A4XX_RB_RENDER_COMPONENTS_RT2(mrt_comp[2]) |
453 A4XX_RB_RENDER_COMPONENTS_RT3(mrt_comp[3]) |
454 A4XX_RB_RENDER_COMPONENTS_RT4(mrt_comp[4]) |
455 A4XX_RB_RENDER_COMPONENTS_RT5(mrt_comp[5]) |
456 A4XX_RB_RENDER_COMPONENTS_RT6(mrt_comp[6]) |
457 A4XX_RB_RENDER_COMPONENTS_RT7(mrt_comp[7]));
458 }
459
460 if ((dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG)) && !emit->key.binning_pass) {
461 uint32_t val = fd4_zsa_stateobj(ctx->zsa)->rb_render_control;
462
463 /* I suppose if we needed to (which I don't *think* we need
464 * to), we could emit this for binning pass too. But we
465 * would need to keep a different patch-list for binning
466 * vs render pass.
467 */
468
469 OUT_PKT0(ring, REG_A4XX_RB_RENDER_CONTROL, 1);
470 OUT_RINGP(ring, val, &fd4_context(ctx)->rbrc_patches);
471 }
472
473 if (dirty & FD_DIRTY_ZSA) {
474 struct fd4_zsa_stateobj *zsa = fd4_zsa_stateobj(ctx->zsa);
475
476 OUT_PKT0(ring, REG_A4XX_RB_ALPHA_CONTROL, 1);
477 OUT_RING(ring, zsa->rb_alpha_control);
478
479 OUT_PKT0(ring, REG_A4XX_RB_STENCIL_CONTROL, 2);
480 OUT_RING(ring, zsa->rb_stencil_control);
481 OUT_RING(ring, zsa->rb_stencil_control2);
482 }
483
484 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_STENCIL_REF)) {
485 struct fd4_zsa_stateobj *zsa = fd4_zsa_stateobj(ctx->zsa);
486 struct pipe_stencil_ref *sr = &ctx->stencil_ref;
487
488 OUT_PKT0(ring, REG_A4XX_RB_STENCILREFMASK, 2);
489 OUT_RING(ring, zsa->rb_stencilrefmask |
490 A4XX_RB_STENCILREFMASK_STENCILREF(sr->ref_value[0]));
491 OUT_RING(ring, zsa->rb_stencilrefmask_bf |
492 A4XX_RB_STENCILREFMASK_BF_STENCILREF(sr->ref_value[1]));
493 }
494
495 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG)) {
496 struct fd4_zsa_stateobj *zsa = fd4_zsa_stateobj(ctx->zsa);
497 bool fragz = fp->has_kill | fp->writes_pos;
498
499 OUT_PKT0(ring, REG_A4XX_RB_DEPTH_CONTROL, 1);
500 OUT_RING(ring, zsa->rb_depth_control |
501 COND(fragz, A4XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE));
502
503 /* maybe this register/bitfield needs a better name.. this
504 * appears to be just disabling early-z
505 */
506 OUT_PKT0(ring, REG_A4XX_GRAS_ALPHA_CONTROL, 1);
507 OUT_RING(ring, zsa->gras_alpha_control |
508 COND(fragz, A4XX_GRAS_ALPHA_CONTROL_ALPHA_TEST_ENABLE));
509 }
510
511 if (dirty & FD_DIRTY_RASTERIZER) {
512 struct fd4_rasterizer_stateobj *rasterizer =
513 fd4_rasterizer_stateobj(ctx->rasterizer);
514
515 OUT_PKT0(ring, REG_A4XX_GRAS_SU_MODE_CONTROL, 1);
516 OUT_RING(ring, rasterizer->gras_su_mode_control |
517 A4XX_GRAS_SU_MODE_CONTROL_RENDERING_PASS);
518
519 OUT_PKT0(ring, REG_A4XX_GRAS_SU_POINT_MINMAX, 2);
520 OUT_RING(ring, rasterizer->gras_su_point_minmax);
521 OUT_RING(ring, rasterizer->gras_su_point_size);
522
523 OUT_PKT0(ring, REG_A4XX_GRAS_SU_POLY_OFFSET_SCALE, 2);
524 OUT_RING(ring, rasterizer->gras_su_poly_offset_scale);
525 OUT_RING(ring, rasterizer->gras_su_poly_offset_offset);
526
527 OUT_PKT0(ring, REG_A4XX_GRAS_CL_CLIP_CNTL, 1);
528 OUT_RING(ring, rasterizer->gras_cl_clip_cntl);
529 }
530
531 /* NOTE: since primitive_restart is not actually part of any
532 * state object, we need to make sure that we always emit
533 * PRIM_VTX_CNTL.. either that or be more clever and detect
534 * when it changes.
535 */
536 if (emit->info) {
537 const struct pipe_draw_info *info = emit->info;
538 uint32_t val = fd4_rasterizer_stateobj(ctx->rasterizer)
539 ->pc_prim_vtx_cntl;
540
541 if (info->indexed && info->primitive_restart)
542 val |= A4XX_PC_PRIM_VTX_CNTL_PRIMITIVE_RESTART;
543
544 val |= COND(vp->writes_psize, A4XX_PC_PRIM_VTX_CNTL_PSIZE);
545
546 if (fp->total_in > 0) {
547 uint32_t varout = align(fp->total_in, 16) / 16;
548 if (varout > 1)
549 varout = align(varout, 2);
550 val |= A4XX_PC_PRIM_VTX_CNTL_VAROUT(varout);
551 }
552
553 OUT_PKT0(ring, REG_A4XX_PC_PRIM_VTX_CNTL, 2);
554 OUT_RING(ring, val);
555 OUT_RING(ring, 0x12); /* XXX UNKNOWN_21C5 */
556 }
557
558 if (dirty & FD_DIRTY_SCISSOR) {
559 struct pipe_scissor_state *scissor = fd_context_get_scissor(ctx);
560
561 OUT_PKT0(ring, REG_A4XX_GRAS_SC_WINDOW_SCISSOR_BR, 2);
562 OUT_RING(ring, A4XX_GRAS_SC_WINDOW_SCISSOR_BR_X(scissor->maxx - 1) |
563 A4XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(scissor->maxy - 1));
564 OUT_RING(ring, A4XX_GRAS_SC_WINDOW_SCISSOR_TL_X(scissor->minx) |
565 A4XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(scissor->miny));
566
567 ctx->max_scissor.minx = MIN2(ctx->max_scissor.minx, scissor->minx);
568 ctx->max_scissor.miny = MIN2(ctx->max_scissor.miny, scissor->miny);
569 ctx->max_scissor.maxx = MAX2(ctx->max_scissor.maxx, scissor->maxx);
570 ctx->max_scissor.maxy = MAX2(ctx->max_scissor.maxy, scissor->maxy);
571 }
572
573 if (dirty & FD_DIRTY_VIEWPORT) {
574 fd_wfi(ctx, ring);
575 OUT_PKT0(ring, REG_A4XX_GRAS_CL_VPORT_XOFFSET_0, 6);
576 OUT_RING(ring, A4XX_GRAS_CL_VPORT_XOFFSET_0(ctx->viewport.translate[0]));
577 OUT_RING(ring, A4XX_GRAS_CL_VPORT_XSCALE_0(ctx->viewport.scale[0]));
578 OUT_RING(ring, A4XX_GRAS_CL_VPORT_YOFFSET_0(ctx->viewport.translate[1]));
579 OUT_RING(ring, A4XX_GRAS_CL_VPORT_YSCALE_0(ctx->viewport.scale[1]));
580 OUT_RING(ring, A4XX_GRAS_CL_VPORT_ZOFFSET_0(ctx->viewport.translate[2]));
581 OUT_RING(ring, A4XX_GRAS_CL_VPORT_ZSCALE_0(ctx->viewport.scale[2]));
582 }
583
584 if (dirty & FD_DIRTY_PROG) {
585 struct pipe_framebuffer_state *pfb = &ctx->framebuffer;
586 fd4_program_emit(ring, emit, pfb->nr_cbufs, pfb->cbufs);
587 }
588
589 if (emit->prog == &ctx->prog) { /* evil hack to deal sanely with clear path */
590 ir3_emit_consts(vp, ring, emit->info, dirty);
591 if (!emit->key.binning_pass)
592 ir3_emit_consts(fp, ring, emit->info, dirty);
593 /* mark clean after emitting consts: */
594 ctx->prog.dirty = 0;
595 }
596
597 if ((dirty & FD_DIRTY_BLEND)) {
598 struct fd4_blend_stateobj *blend = fd4_blend_stateobj(ctx->blend);
599 uint32_t i;
600
601 for (i = 0; i < A4XX_MAX_RENDER_TARGETS; i++) {
602 OUT_PKT0(ring, REG_A4XX_RB_MRT_CONTROL(i), 1);
603 OUT_RING(ring, blend->rb_mrt[i].control);
604
605 OUT_PKT0(ring, REG_A4XX_RB_MRT_BLEND_CONTROL(i), 1);
606 OUT_RING(ring, blend->rb_mrt[i].blend_control);
607 }
608
609 OUT_PKT0(ring, REG_A4XX_RB_FS_OUTPUT, 1);
610 OUT_RING(ring, blend->rb_fs_output |
611 A4XX_RB_FS_OUTPUT_SAMPLE_MASK(0xffff));
612 }
613
614 if (dirty & FD_DIRTY_BLEND_COLOR) {
615 struct pipe_blend_color *bcolor = &ctx->blend_color;
616 OUT_PKT0(ring, REG_A4XX_RB_BLEND_RED, 8);
617 OUT_RING(ring, A4XX_RB_BLEND_RED_UINT(bcolor->color[0] * 65535.0) |
618 A4XX_RB_BLEND_RED_FLOAT(bcolor->color[0]));
619 OUT_RING(ring, A4XX_RB_BLEND_RED_F32(bcolor->color[0]));
620 OUT_RING(ring, A4XX_RB_BLEND_GREEN_UINT(bcolor->color[1] * 65535.0) |
621 A4XX_RB_BLEND_GREEN_FLOAT(bcolor->color[1]));
622 OUT_RING(ring, A4XX_RB_BLEND_GREEN_F32(bcolor->color[1]));
623 OUT_RING(ring, A4XX_RB_BLEND_BLUE_UINT(bcolor->color[2] * 65535.0) |
624 A4XX_RB_BLEND_BLUE_FLOAT(bcolor->color[2]));
625 OUT_RING(ring, A4XX_RB_BLEND_BLUE_F32(bcolor->color[2]));
626 OUT_RING(ring, A4XX_RB_BLEND_ALPHA_UINT(bcolor->color[3] * 65535.0) |
627 A4XX_RB_BLEND_ALPHA_FLOAT(bcolor->color[3]));
628 OUT_RING(ring, A4XX_RB_BLEND_ALPHA_F32(bcolor->color[3]));
629 }
630
631 if (dirty & FD_DIRTY_VERTTEX) {
632 if (vp->has_samp)
633 emit_textures(ctx, ring, SB_VERT_TEX, &ctx->verttex);
634 else
635 dirty &= ~FD_DIRTY_VERTTEX;
636 }
637
638 if (dirty & FD_DIRTY_FRAGTEX) {
639 if (fp->has_samp)
640 emit_textures(ctx, ring, SB_FRAG_TEX, &ctx->fragtex);
641 else
642 dirty &= ~FD_DIRTY_FRAGTEX;
643 }
644
645 ctx->dirty &= ~dirty;
646 }
647
648 /* emit setup at begin of new cmdstream buffer (don't rely on previous
649 * state, there could have been a context switch between ioctls):
650 */
651 void
652 fd4_emit_restore(struct fd_context *ctx)
653 {
654 struct fd4_context *fd4_ctx = fd4_context(ctx);
655 struct fd_ringbuffer *ring = ctx->ring;
656
657 OUT_PKT0(ring, REG_A4XX_RBBM_PERFCTR_CTL, 1);
658 OUT_RING(ring, 0x00000001);
659
660 OUT_PKT0(ring, REG_A4XX_GRAS_DEBUG_ECO_CONTROL, 1);
661 OUT_RING(ring, 0x00000000);
662
663 OUT_PKT0(ring, REG_A4XX_SP_MODE_CONTROL, 1);
664 OUT_RING(ring, 0x00000006);
665
666 OUT_PKT0(ring, REG_A4XX_TPL1_TP_MODE_CONTROL, 1);
667 OUT_RING(ring, 0x0000003a);
668
669 OUT_PKT0(ring, REG_A4XX_UNKNOWN_0D01, 1);
670 OUT_RING(ring, 0x00000001);
671
672 OUT_PKT0(ring, REG_A4XX_UNKNOWN_0E42, 1);
673 OUT_RING(ring, 0x00000000);
674
675 OUT_PKT0(ring, REG_A4XX_UCHE_CACHE_WAYS_VFD, 1);
676 OUT_RING(ring, 0x00000007);
677
678 OUT_PKT0(ring, REG_A4XX_UCHE_CACHE_MODE_CONTROL, 1);
679 OUT_RING(ring, 0x00000000);
680
681 OUT_PKT0(ring, REG_A4XX_UCHE_INVALIDATE0, 2);
682 OUT_RING(ring, 0x00000000);
683 OUT_RING(ring, 0x00000012);
684
685 OUT_PKT0(ring, REG_A4XX_HLSQ_MODE_CONTROL, 1);
686 OUT_RING(ring, 0x00000000);
687
688 OUT_PKT0(ring, REG_A4XX_UNKNOWN_0CC5, 1);
689 OUT_RING(ring, 0x00000006);
690
691 OUT_PKT0(ring, REG_A4XX_UNKNOWN_0CC6, 1);
692 OUT_RING(ring, 0x00000000);
693
694 OUT_PKT0(ring, REG_A4XX_UNKNOWN_0EC2, 1);
695 OUT_RING(ring, 0x00040000);
696
697 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2001, 1);
698 OUT_RING(ring, 0x00000000);
699
700 OUT_PKT3(ring, CP_INVALIDATE_STATE, 1);
701 OUT_RING(ring, 0x00001000);
702
703 OUT_PKT0(ring, REG_A4XX_UNKNOWN_20EF, 1);
704 OUT_RING(ring, 0x00000000);
705
706 OUT_PKT0(ring, REG_A4XX_RB_BLEND_RED, 4);
707 OUT_RING(ring, A4XX_RB_BLEND_RED_UINT(0) |
708 A4XX_RB_BLEND_RED_FLOAT(0.0));
709 OUT_RING(ring, A4XX_RB_BLEND_GREEN_UINT(0) |
710 A4XX_RB_BLEND_GREEN_FLOAT(0.0));
711 OUT_RING(ring, A4XX_RB_BLEND_BLUE_UINT(0) |
712 A4XX_RB_BLEND_BLUE_FLOAT(0.0));
713 OUT_RING(ring, A4XX_RB_BLEND_ALPHA_UINT(0x7fff) |
714 A4XX_RB_BLEND_ALPHA_FLOAT(1.0));
715
716 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2152, 1);
717 OUT_RING(ring, 0x00000000);
718
719 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2153, 1);
720 OUT_RING(ring, 0x00000000);
721
722 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2154, 1);
723 OUT_RING(ring, 0x00000000);
724
725 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2155, 1);
726 OUT_RING(ring, 0x00000000);
727
728 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2156, 1);
729 OUT_RING(ring, 0x00000000);
730
731 OUT_PKT0(ring, REG_A4XX_UNKNOWN_2157, 1);
732 OUT_RING(ring, 0x00000000);
733
734 OUT_PKT0(ring, REG_A4XX_UNKNOWN_21C3, 1);
735 OUT_RING(ring, 0x0000001d);
736
737 OUT_PKT0(ring, REG_A4XX_PC_GS_PARAM, 1);
738 OUT_RING(ring, 0x00000000);
739
740 OUT_PKT0(ring, REG_A4XX_UNKNOWN_21E6, 1);
741 OUT_RING(ring, 0x00000001);
742
743 OUT_PKT0(ring, REG_A4XX_PC_HS_PARAM, 1);
744 OUT_RING(ring, 0x00000000);
745
746 OUT_PKT0(ring, REG_A4XX_UNKNOWN_22D7, 1);
747 OUT_RING(ring, 0x00000000);
748
749 OUT_PKT0(ring, REG_A4XX_TPL1_TP_TEX_OFFSET, 1);
750 OUT_RING(ring, 0x00000000);
751
752 OUT_PKT0(ring, REG_A4XX_TPL1_TP_TEX_COUNT, 1);
753 OUT_RING(ring, A4XX_TPL1_TP_TEX_COUNT_VS(16) |
754 A4XX_TPL1_TP_TEX_COUNT_HS(0) |
755 A4XX_TPL1_TP_TEX_COUNT_DS(0) |
756 A4XX_TPL1_TP_TEX_COUNT_GS(0));
757
758 OUT_PKT0(ring, REG_A4XX_TPL1_TP_FS_TEX_COUNT, 1);
759 OUT_RING(ring, 16);
760
761 /* we don't use this yet.. probably best to disable.. */
762 OUT_PKT3(ring, CP_SET_DRAW_STATE, 2);
763 OUT_RING(ring, CP_SET_DRAW_STATE_0_COUNT(0) |
764 CP_SET_DRAW_STATE_0_DISABLE_ALL_GROUPS |
765 CP_SET_DRAW_STATE_0_GROUP_ID(0));
766 OUT_RING(ring, CP_SET_DRAW_STATE_1_ADDR(0));
767
768 OUT_PKT0(ring, REG_A4XX_SP_VS_PVT_MEM_PARAM, 2);
769 OUT_RING(ring, 0x08000001); /* SP_VS_PVT_MEM_PARAM */
770 OUT_RELOC(ring, fd4_ctx->vs_pvt_mem, 0,0,0); /* SP_VS_PVT_MEM_ADDR */
771
772 OUT_PKT0(ring, REG_A4XX_SP_FS_PVT_MEM_PARAM, 2);
773 OUT_RING(ring, 0x08000001); /* SP_FS_PVT_MEM_PARAM */
774 OUT_RELOC(ring, fd4_ctx->fs_pvt_mem, 0,0,0); /* SP_FS_PVT_MEM_ADDR */
775
776 OUT_PKT0(ring, REG_A4XX_GRAS_SC_CONTROL, 1);
777 OUT_RING(ring, A4XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
778 A4XX_GRAS_SC_CONTROL_MSAA_DISABLE |
779 A4XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
780 A4XX_GRAS_SC_CONTROL_RASTER_MODE(0));
781
782 OUT_PKT0(ring, REG_A4XX_RB_MSAA_CONTROL, 1);
783 OUT_RING(ring, A4XX_RB_MSAA_CONTROL_DISABLE |
784 A4XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE));
785
786 OUT_PKT0(ring, REG_A4XX_GRAS_CL_GB_CLIP_ADJ, 1);
787 OUT_RING(ring, A4XX_GRAS_CL_GB_CLIP_ADJ_HORZ(0) |
788 A4XX_GRAS_CL_GB_CLIP_ADJ_VERT(0));
789
790 OUT_PKT0(ring, REG_A4XX_RB_ALPHA_CONTROL, 1);
791 OUT_RING(ring, A4XX_RB_ALPHA_CONTROL_ALPHA_TEST_FUNC(FUNC_ALWAYS));
792
793 OUT_PKT0(ring, REG_A4XX_RB_FS_OUTPUT, 1);
794 OUT_RING(ring, A4XX_RB_FS_OUTPUT_SAMPLE_MASK(0xffff));
795
796 OUT_PKT0(ring, REG_A4XX_GRAS_CLEAR_CNTL, 1);
797 OUT_RING(ring, A4XX_GRAS_CLEAR_CNTL_NOT_FASTCLEAR);
798
799 OUT_PKT0(ring, REG_A4XX_GRAS_ALPHA_CONTROL, 1);
800 OUT_RING(ring, 0x0);
801
802 ctx->needs_rb_fbd = true;
803 }
804
805 void
806 fd4_emit_init(struct pipe_context *pctx)
807 {
808 struct fd_context *ctx = fd_context(pctx);
809 ctx->emit_const = fd4_emit_const;
810 ctx->emit_const_bo = fd4_emit_const_bo;
811 }