projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno/a6xx: Don't emit src state when clearing
[mesa.git] / src / gallium / drivers / freedreno / a6xx / fd6_blitter.c
1 /*
2 * Copyright (C) 2017 Rob Clark <robclark@freedesktop.org>
3 * Copyright © 2018 Google, Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 *
24 * Authors:
25 * Rob Clark <robclark@freedesktop.org>
26 */
27
28 #include "util/u_dump.h"
29 #include "util/half_float.h"
30
31 #include "freedreno_blitter.h"
32 #include "freedreno_fence.h"
33 #include "freedreno_log.h"
34 #include "freedreno_resource.h"
35
36 #include "fd6_blitter.h"
37 #include "fd6_format.h"
38 #include "fd6_emit.h"
39 #include "fd6_resource.h"
40 #include "fd6_pack.h"
41
42 static inline enum a6xx_2d_ifmt
43 fd6_ifmt(enum a6xx_format fmt)
44 {
45 switch (fmt) {
46 case FMT6_A8_UNORM:
47 case FMT6_8_UNORM:
48 case FMT6_8_SNORM:
49 case FMT6_8_8_UNORM:
50 case FMT6_8_8_SNORM:
51 case FMT6_8_8_8_8_UNORM:
52 case FMT6_8_8_8_X8_UNORM:
53 case FMT6_8_8_8_8_SNORM:
54 case FMT6_4_4_4_4_UNORM:
55 case FMT6_5_5_5_1_UNORM:
56 case FMT6_5_6_5_UNORM:
57 return R2D_UNORM8;
58
59 case FMT6_32_UINT:
60 case FMT6_32_SINT:
61 case FMT6_32_32_UINT:
62 case FMT6_32_32_SINT:
63 case FMT6_32_32_32_32_UINT:
64 case FMT6_32_32_32_32_SINT:
65 return R2D_INT32;
66
67 case FMT6_16_UINT:
68 case FMT6_16_SINT:
69 case FMT6_16_16_UINT:
70 case FMT6_16_16_SINT:
71 case FMT6_16_16_16_16_UINT:
72 case FMT6_16_16_16_16_SINT:
73 case FMT6_10_10_10_2_UINT:
74 return R2D_INT16;
75
76 case FMT6_8_UINT:
77 case FMT6_8_SINT:
78 case FMT6_8_8_UINT:
79 case FMT6_8_8_SINT:
80 case FMT6_8_8_8_8_UINT:
81 case FMT6_8_8_8_8_SINT:
82 case FMT6_Z24_UNORM_S8_UINT:
83 case FMT6_Z24_UNORM_S8_UINT_AS_R8G8B8A8:
84 return R2D_INT8;
85
86 case FMT6_16_UNORM:
87 case FMT6_16_SNORM:
88 case FMT6_16_16_UNORM:
89 case FMT6_16_16_SNORM:
90 case FMT6_16_16_16_16_UNORM:
91 case FMT6_16_16_16_16_SNORM:
92 case FMT6_32_FLOAT:
93 case FMT6_32_32_FLOAT:
94 case FMT6_32_32_32_32_FLOAT:
95 return R2D_FLOAT32;
96
97 case FMT6_16_FLOAT:
98 case FMT6_16_16_FLOAT:
99 case FMT6_16_16_16_16_FLOAT:
100 case FMT6_11_11_10_FLOAT:
101 case FMT6_10_10_10_2_UNORM_DEST:
102 return R2D_FLOAT16;
103
104 default:
105 unreachable("bad format");
106 return 0;
107 }
108 }
109
110 /* Make sure none of the requested dimensions extend beyond the size of the
111 * resource. Not entirely sure why this happens, but sometimes it does, and
112 * w/ 2d blt doesn't have wrap modes like a sampler, so force those cases
113 * back to u_blitter
114 */
115 static bool
116 ok_dims(const struct pipe_resource *r, const struct pipe_box *b, int lvl)
117 {
118 int last_layer =
119 r->target == PIPE_TEXTURE_3D ? u_minify(r->depth0, lvl)
120 : r->array_size;
121
122 return (b->x >= 0) && (b->x + b->width <= u_minify(r->width0, lvl)) &&
123 (b->y >= 0) && (b->y + b->height <= u_minify(r->height0, lvl)) &&
124 (b->z >= 0) && (b->z + b->depth <= last_layer);
125 }
126
127 static bool
128 ok_format(enum pipe_format pfmt)
129 {
130 enum a6xx_format fmt = fd6_pipe2color(pfmt);
131
132 if (util_format_is_compressed(pfmt))
133 return true;
134
135 switch (pfmt) {
136 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
137 case PIPE_FORMAT_Z24X8_UNORM:
138 case PIPE_FORMAT_Z16_UNORM:
139 case PIPE_FORMAT_Z32_UNORM:
140 case PIPE_FORMAT_Z32_FLOAT:
141 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
142 case PIPE_FORMAT_S8_UINT:
143 return true;
144 default:
145 break;
146 }
147
148 if (fmt == FMT6_NONE)
149 return false;
150
151 if (fmt == FMT6_10_10_10_2_UNORM_DEST)
152 return false;
153
154 return true;
155 }
156
157 #define DEBUG_BLIT 0
158 #define DEBUG_BLIT_FALLBACK 0
159
160 #define fail_if(cond) \
161 do { \
162 if (cond) { \
163 if (DEBUG_BLIT_FALLBACK) { \
164 fprintf(stderr, "falling back: %s for blit:\n", #cond); \
165 util_dump_blit_info(stderr, info); \
166 fprintf(stderr, "\nsrc: "); \
167 util_dump_resource(stderr, info->src.resource); \
168 fprintf(stderr, "\ndst: "); \
169 util_dump_resource(stderr, info->dst.resource); \
170 fprintf(stderr, "\n"); \
171 } \
172 return false; \
173 } \
174 } while (0)
175
176 static bool
177 can_do_blit(const struct pipe_blit_info *info)
178 {
179 /* I think we can do scaling, but not in z dimension since that would
180 * require blending..
181 */
182 fail_if(info->dst.box.depth != info->src.box.depth);
183
184 /* Fail if unsupported format: */
185 fail_if(!ok_format(info->src.format));
186 fail_if(!ok_format(info->dst.format));
187
188 debug_assert(!util_format_is_compressed(info->src.format));
189 debug_assert(!util_format_is_compressed(info->dst.format));
190
191 fail_if(!ok_dims(info->src.resource, &info->src.box, info->src.level));
192
193 fail_if(!ok_dims(info->dst.resource, &info->dst.box, info->dst.level));
194
195 debug_assert(info->dst.box.width >= 0);
196 debug_assert(info->dst.box.height >= 0);
197 debug_assert(info->dst.box.depth >= 0);
198
199 fail_if(info->dst.resource->nr_samples > 1);
200
201 fail_if(info->window_rectangle_include);
202
203 const struct util_format_description *src_desc =
204 util_format_description(info->src.format);
205 const struct util_format_description *dst_desc =
206 util_format_description(info->dst.format);
207 const int common_channels = MIN2(src_desc->nr_channels, dst_desc->nr_channels);
208
209 if (info->mask & PIPE_MASK_RGBA) {
210 for (int i = 0; i < common_channels; i++) {
211 fail_if(memcmp(&src_desc->channel[i],
212 &dst_desc->channel[i],
213 sizeof(src_desc->channel[0])));
214 }
215 }
216
217 fail_if(info->alpha_blend);
218
219 return true;
220 }
221
222 static void
223 emit_setup(struct fd_batch *batch)
224 {
225 struct fd_ringbuffer *ring = batch->draw;
226
227 fd6_event_write(batch, ring, PC_CCU_FLUSH_COLOR_TS, true);
228 fd6_event_write(batch, ring, PC_CCU_FLUSH_DEPTH_TS, true);
229 fd6_event_write(batch, ring, PC_CCU_INVALIDATE_COLOR, false);
230 fd6_event_write(batch, ring, PC_CCU_INVALIDATE_DEPTH, false);
231
232 /* normal BLIT_OP_SCALE operation needs bypass RB_CCU_CNTL */
233 OUT_WFI5(ring);
234 OUT_PKT4(ring, REG_A6XX_RB_CCU_CNTL, 1);
235 OUT_RING(ring, fd6_context(batch->ctx)->magic.RB_CCU_CNTL_bypass);
236 }
237
238 static uint32_t
239 blit_control(enum a6xx_format fmt, bool is_srgb)
240 {
241 enum a6xx_2d_ifmt ifmt = fd6_ifmt(fmt);
242
243 if (is_srgb) {
244 assert(ifmt == R2D_UNORM8);
245 ifmt = R2D_UNORM8_SRGB;
246 }
247
248 return A6XX_RB_2D_BLIT_CNTL_MASK(0xf) |
249 A6XX_RB_2D_BLIT_CNTL_COLOR_FORMAT(fmt) |
250 A6XX_RB_2D_BLIT_CNTL_IFMT(ifmt);
251 }
252
253 /* buffers need to be handled specially since x/width can exceed the bounds
254 * supported by hw.. if necessary decompose into (potentially) two 2D blits
255 */
256 static void
257 emit_blit_buffer(struct fd_context *ctx, struct fd_ringbuffer *ring,
258 const struct pipe_blit_info *info)
259 {
260 const struct pipe_box *sbox = &info->src.box;
261 const struct pipe_box *dbox = &info->dst.box;
262 struct fd_resource *src, *dst;
263 unsigned sshift, dshift;
264
265 if (DEBUG_BLIT) {
266 fprintf(stderr, "buffer blit: ");
267 util_dump_blit_info(stderr, info);
268 fprintf(stderr, "\ndst resource: ");
269 util_dump_resource(stderr, info->dst.resource);
270 fprintf(stderr, "\nsrc resource: ");
271 util_dump_resource(stderr, info->src.resource);
272 fprintf(stderr, "\n");
273 }
274
275 src = fd_resource(info->src.resource);
276 dst = fd_resource(info->dst.resource);
277
278 debug_assert(src->layout.cpp == 1);
279 debug_assert(dst->layout.cpp == 1);
280 debug_assert(info->src.resource->format == info->dst.resource->format);
281 debug_assert((sbox->y == 0) && (sbox->height == 1));
282 debug_assert((dbox->y == 0) && (dbox->height == 1));
283 debug_assert((sbox->z == 0) && (sbox->depth == 1));
284 debug_assert((dbox->z == 0) && (dbox->depth == 1));
285 debug_assert(sbox->width == dbox->width);
286 debug_assert(info->src.level == 0);
287 debug_assert(info->dst.level == 0);
288
289 /*
290 * Buffers can have dimensions bigger than max width, remap into
291 * multiple 1d blits to fit within max dimension
292 *
293 * Note that blob uses .ARRAY_PITCH=128 for blitting buffers, which
294 * seems to prevent overfetch related faults. Not quite sure what
295 * the deal is there.
296 *
297 * Low 6 bits of SRC/DST addresses need to be zero (ie. address
298 * aligned to 64) so we need to shift src/dst x1/x2 to make up the
299 * difference. On top of already splitting up the blit so width
300 * isn't > 16k.
301 *
302 * We perhaps could do a bit better, if src and dst are aligned but
303 * in the worst case this means we have to split the copy up into
304 * 16k (0x4000) minus 64 (0x40).
305 */
306
307 sshift = sbox->x & 0x3f;
308 dshift = dbox->x & 0x3f;
309
310 OUT_PKT7(ring, CP_SET_MARKER, 1);
311 OUT_RING(ring, A6XX_CP_SET_MARKER_0_MODE(RM6_BLIT2DSCALE));
312
313 uint32_t blit_cntl = blit_control(FMT6_8_UNORM, false) | 0x20000000;
314 OUT_PKT4(ring, REG_A6XX_RB_2D_BLIT_CNTL, 1);
315 OUT_RING(ring, blit_cntl);
316
317 OUT_PKT4(ring, REG_A6XX_GRAS_2D_BLIT_CNTL, 1);
318 OUT_RING(ring, blit_cntl);
319
320 for (unsigned off = 0; off < sbox->width; off += (0x4000 - 0x40)) {
321 unsigned soff, doff, w, p;
322
323 soff = (sbox->x + off) & ~0x3f;
324 doff = (dbox->x + off) & ~0x3f;
325
326 w = MIN2(sbox->width - off, (0x4000 - 0x40));
327 p = align(w, 64);
328
329 debug_assert((soff + w) <= fd_bo_size(src->bo));
330 debug_assert((doff + w) <= fd_bo_size(dst->bo));
331
332 /*
333 * Emit source:
334 */
335 OUT_PKT4(ring, REG_A6XX_SP_PS_2D_SRC_INFO, 10);
336 OUT_RING(ring, A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT(FMT6_8_UNORM) |
337 A6XX_SP_PS_2D_SRC_INFO_TILE_MODE(TILE6_LINEAR) |
338 A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP(WZYX) |
339 0x500000);
340 OUT_RING(ring, A6XX_SP_PS_2D_SRC_SIZE_WIDTH(sshift + w) |
341 A6XX_SP_PS_2D_SRC_SIZE_HEIGHT(1)); /* SP_PS_2D_SRC_SIZE */
342 OUT_RELOC(ring, src->bo, soff, 0, 0); /* SP_PS_2D_SRC_LO/HI */
343 OUT_RING(ring, A6XX_SP_PS_2D_SRC_PITCH_PITCH(p));
344
345 OUT_RING(ring, 0x00000000);
346 OUT_RING(ring, 0x00000000);
347 OUT_RING(ring, 0x00000000);
348 OUT_RING(ring, 0x00000000);
349 OUT_RING(ring, 0x00000000);
350
351 /*
352 * Emit destination:
353 */
354 OUT_PKT4(ring, REG_A6XX_RB_2D_DST_INFO, 9);
355 OUT_RING(ring, A6XX_RB_2D_DST_INFO_COLOR_FORMAT(FMT6_8_UNORM) |
356 A6XX_RB_2D_DST_INFO_TILE_MODE(TILE6_LINEAR) |
357 A6XX_RB_2D_DST_INFO_COLOR_SWAP(WZYX));
358 OUT_RELOC(ring, dst->bo, doff, 0, 0); /* RB_2D_DST_LO/HI */
359 OUT_RING(ring, A6XX_RB_2D_DST_SIZE_PITCH(p));
360 OUT_RING(ring, 0x00000000);
361 OUT_RING(ring, 0x00000000);
362 OUT_RING(ring, 0x00000000);
363 OUT_RING(ring, 0x00000000);
364 OUT_RING(ring, 0x00000000);
365
366 /*
367 * Blit command:
368 */
369 OUT_PKT4(ring, REG_A6XX_GRAS_2D_SRC_TL_X, 4);
370 OUT_RING(ring, A6XX_GRAS_2D_SRC_TL_X_X(sshift));
371 OUT_RING(ring, A6XX_GRAS_2D_SRC_BR_X_X(sshift + w - 1));
372 OUT_RING(ring, A6XX_GRAS_2D_SRC_TL_Y_Y(0));
373 OUT_RING(ring, A6XX_GRAS_2D_SRC_BR_Y_Y(0));
374
375 OUT_PKT4(ring, REG_A6XX_GRAS_2D_DST_TL, 2);
376 OUT_RING(ring, A6XX_GRAS_2D_DST_TL_X(dshift) | A6XX_GRAS_2D_DST_TL_Y(0));
377 OUT_RING(ring, A6XX_GRAS_2D_DST_BR_X(dshift + w - 1) | A6XX_GRAS_2D_DST_BR_Y(0));
378
379 OUT_PKT7(ring, CP_EVENT_WRITE, 1);
380 OUT_RING(ring, 0x3f);
381 OUT_WFI5(ring);
382
383 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8C01, 1);
384 OUT_RING(ring, 0);
385
386 OUT_PKT4(ring, REG_A6XX_SP_2D_SRC_FORMAT, 1);
387 OUT_RING(ring, 0xf180);
388
389 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8E04, 1);
390 OUT_RING(ring, fd6_context(ctx)->magic.RB_UNKNOWN_8E04_blit);
391
392 OUT_PKT7(ring, CP_BLIT, 1);
393 OUT_RING(ring, CP_BLIT_0_OP(BLIT_OP_SCALE));
394
395 OUT_WFI5(ring);
396
397 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8E04, 1);
398 OUT_RING(ring, 0); /* RB_UNKNOWN_8E04 */
399 }
400 }
401
402 static void
403 emit_blit_dst(struct fd_ringbuffer *ring, const struct pipe_blit_info *info, unsigned layer)
404 {
405 struct fd_resource *dst = fd_resource(info->dst.resource);
406 enum a6xx_format fmt = fd6_pipe2color(info->dst.format);
407 enum a6xx_tile_mode tile = fd_resource_tile_mode(info->dst.resource, info->dst.level);
408 enum a3xx_color_swap swap = fd6_resource_swap(dst, info->dst.format);
409 uint32_t pitch = fd_resource_pitch(dst, info->dst.level);
410 bool ubwc_enabled = fd_resource_ubwc_enabled(dst, info->dst.level);
411 unsigned off = fd_resource_offset(dst, info->dst.level, layer);
412
413 if (fmt == FMT6_Z24_UNORM_S8_UINT)
414 fmt = FMT6_Z24_UNORM_S8_UINT_AS_R8G8B8A8;
415
416 OUT_PKT4(ring, REG_A6XX_RB_2D_DST_INFO, 9);
417 OUT_RING(ring, A6XX_RB_2D_DST_INFO_COLOR_FORMAT(fmt) |
418 A6XX_RB_2D_DST_INFO_TILE_MODE(tile) |
419 A6XX_RB_2D_DST_INFO_COLOR_SWAP(swap) |
420 COND(util_format_is_srgb(info->dst.format), A6XX_RB_2D_DST_INFO_SRGB) |
421 COND(ubwc_enabled, A6XX_RB_2D_DST_INFO_FLAGS));
422 OUT_RELOC(ring, dst->bo, off, 0, 0); /* RB_2D_DST_LO/HI */
423 OUT_RING(ring, A6XX_RB_2D_DST_SIZE_PITCH(pitch));
424 OUT_RING(ring, 0x00000000);
425 OUT_RING(ring, 0x00000000);
426 OUT_RING(ring, 0x00000000);
427 OUT_RING(ring, 0x00000000);
428 OUT_RING(ring, 0x00000000);
429
430 if (ubwc_enabled) {
431 OUT_PKT4(ring, REG_A6XX_RB_2D_DST_FLAGS_LO, 6);
432 fd6_emit_flag_reference(ring, dst, info->dst.level, layer);
433 OUT_RING(ring, 0x00000000);
434 OUT_RING(ring, 0x00000000);
435 OUT_RING(ring, 0x00000000);
436 }
437 }
438
439 static void
440 emit_blit_src(struct fd_ringbuffer *ring, const struct pipe_blit_info *info, unsigned layer, unsigned nr_samples)
441 {
442 struct fd_resource *src = fd_resource(info->src.resource);
443 enum a6xx_format sfmt = fd6_pipe2color(info->src.format);
444 enum a6xx_tile_mode stile = fd_resource_tile_mode(info->src.resource, info->src.level);
445 enum a3xx_color_swap sswap = fd6_resource_swap(src, info->src.format);
446 uint32_t pitch = fd_resource_pitch(src, info->src.level);
447 bool subwc_enabled = fd_resource_ubwc_enabled(src, info->src.level);
448 unsigned soff = fd_resource_offset(src, info->src.level, layer);
449 uint32_t width = u_minify(src->base.width0, info->src.level) * nr_samples;
450 uint32_t height = u_minify(src->base.height0, info->src.level);
451 uint32_t filter = 0;
452
453 if (info->filter == PIPE_TEX_FILTER_LINEAR)
454 filter = A6XX_SP_PS_2D_SRC_INFO_FILTER;
455
456 enum a3xx_msaa_samples samples = fd_msaa_samples(src->base.nr_samples);
457
458 if (sfmt == FMT6_10_10_10_2_UNORM_DEST)
459 sfmt = FMT6_10_10_10_2_UNORM;
460
461 OUT_PKT4(ring, REG_A6XX_SP_PS_2D_SRC_INFO, 10);
462 OUT_RING(ring, A6XX_SP_PS_2D_SRC_INFO_COLOR_FORMAT(sfmt) |
463 A6XX_SP_PS_2D_SRC_INFO_TILE_MODE(stile) |
464 A6XX_SP_PS_2D_SRC_INFO_COLOR_SWAP(sswap) |
465 A6XX_SP_PS_2D_SRC_INFO_SAMPLES(samples) |
466 COND(samples > MSAA_ONE && (info->mask & PIPE_MASK_RGBA),
467 A6XX_SP_PS_2D_SRC_INFO_SAMPLES_AVERAGE) |
468 COND(subwc_enabled, A6XX_SP_PS_2D_SRC_INFO_FLAGS) |
469 COND(util_format_is_srgb(info->src.format), A6XX_SP_PS_2D_SRC_INFO_SRGB) |
470 0x500000 | filter);
471 OUT_RING(ring, A6XX_SP_PS_2D_SRC_SIZE_WIDTH(width) |
472 A6XX_SP_PS_2D_SRC_SIZE_HEIGHT(height)); /* SP_PS_2D_SRC_SIZE */
473 OUT_RELOC(ring, src->bo, soff, 0, 0); /* SP_PS_2D_SRC_LO/HI */
474 OUT_RING(ring, A6XX_SP_PS_2D_SRC_PITCH_PITCH(pitch));
475
476 OUT_RING(ring, 0x00000000);
477 OUT_RING(ring, 0x00000000);
478 OUT_RING(ring, 0x00000000);
479 OUT_RING(ring, 0x00000000);
480 OUT_RING(ring, 0x00000000);
481
482 if (subwc_enabled) {
483 OUT_PKT4(ring, REG_A6XX_SP_PS_2D_SRC_FLAGS_LO, 6);
484 fd6_emit_flag_reference(ring, src, info->src.level, layer);
485 OUT_RING(ring, 0x00000000);
486 OUT_RING(ring, 0x00000000);
487 OUT_RING(ring, 0x00000000);
488 }
489 }
490
491 static void
492 emit_blit_or_clear_texture(struct fd_context *ctx, struct fd_ringbuffer *ring,
493 const struct pipe_blit_info *info, union pipe_color_union *color)
494 {
495 const struct pipe_box *sbox = &info->src.box;
496 const struct pipe_box *dbox = &info->dst.box;
497 struct fd_resource *dst;
498 enum a6xx_format sfmt, dfmt;
499 int sx1, sy1, sx2, sy2;
500 int dx1, dy1, dx2, dy2;
501
502 if (DEBUG_BLIT) {
503 fprintf(stderr, "texture blit: ");
504 util_dump_blit_info(stderr, info);
505 fprintf(stderr, "\ndst resource: ");
506 util_dump_resource(stderr, info->dst.resource);
507 fprintf(stderr, "\nsrc resource: ");
508 util_dump_resource(stderr, info->src.resource);
509 fprintf(stderr, "\n");
510 }
511
512 dst = fd_resource(info->dst.resource);
513
514 sfmt = fd6_pipe2color(info->src.format);
515 dfmt = fd6_pipe2color(info->dst.format);
516
517 OUT_PKT7(ring, CP_SET_MARKER, 1);
518 OUT_RING(ring, A6XX_CP_SET_MARKER_0_MODE(RM6_BLIT2DSCALE));
519
520 uint32_t nr_samples = fd_resource_nr_samples(&dst->base);
521
522 if (!color) {
523 sx1 = sbox->x * nr_samples;
524 sy1 = sbox->y;
525 sx2 = (sbox->x + sbox->width) * nr_samples - 1;
526 sy2 = sbox->y + sbox->height - 1;
527
528 OUT_PKT4(ring, REG_A6XX_GRAS_2D_SRC_TL_X, 4);
529 OUT_RING(ring, A6XX_GRAS_2D_SRC_TL_X_X(sx1));
530 OUT_RING(ring, A6XX_GRAS_2D_SRC_BR_X_X(sx2));
531 OUT_RING(ring, A6XX_GRAS_2D_SRC_TL_Y_Y(sy1));
532 OUT_RING(ring, A6XX_GRAS_2D_SRC_BR_Y_Y(sy2));
533 }
534
535 dx1 = dbox->x * nr_samples;
536 dy1 = dbox->y;
537 dx2 = (dbox->x + dbox->width) * nr_samples - 1;
538 dy2 = dbox->y + dbox->height - 1;
539
540 OUT_PKT4(ring, REG_A6XX_GRAS_2D_DST_TL, 2);
541 OUT_RING(ring, A6XX_GRAS_2D_DST_TL_X(dx1) | A6XX_GRAS_2D_DST_TL_Y(dy1));
542 OUT_RING(ring, A6XX_GRAS_2D_DST_BR_X(dx2) | A6XX_GRAS_2D_DST_BR_Y(dy2));
543
544 if (color) {
545 switch (info->dst.format) {
546 case PIPE_FORMAT_Z24X8_UNORM:
547 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
548 case PIPE_FORMAT_X24S8_UINT: {
549 uint32_t depth_unorm24 = color->f[0] * ((1u << 24) - 1);
550 uint8_t stencil = color->ui[1];
551 color->ui[0] = depth_unorm24 & 0xff;
552 color->ui[1] = (depth_unorm24 >> 8) & 0xff;
553 color->ui[2] = (depth_unorm24 >> 16) & 0xff;
554 color->ui[3] = stencil;
555 break;
556 }
557 default:
558 break;
559 }
560
561 OUT_PKT4(ring, REG_A6XX_RB_2D_SRC_SOLID_C0, 4);
562
563 switch (fd6_ifmt(dfmt)) {
564 case R2D_UNORM8:
565 case R2D_UNORM8_SRGB:
566 OUT_RING(ring, float_to_ubyte(color->f[0]));
567 OUT_RING(ring, float_to_ubyte(color->f[1]));
568 OUT_RING(ring, float_to_ubyte(color->f[2]));
569 OUT_RING(ring, float_to_ubyte(color->f[3]));
570 break;
571 case R2D_FLOAT16:
572 OUT_RING(ring, _mesa_float_to_half(color->f[0]));
573 OUT_RING(ring, _mesa_float_to_half(color->f[1]));
574 OUT_RING(ring, _mesa_float_to_half(color->f[2]));
575 OUT_RING(ring, _mesa_float_to_half(color->f[3]));
576 sfmt = FMT6_16_16_16_16_FLOAT;
577 break;
578 case R2D_FLOAT32:
579 case R2D_INT32:
580 case R2D_INT16:
581 case R2D_INT8:
582 default:
583 OUT_RING(ring, color->ui[0]);
584 OUT_RING(ring, color->ui[1]);
585 OUT_RING(ring, color->ui[2]);
586 OUT_RING(ring, color->ui[3]);
587 break;
588 }
589 }
590
591 if (info->scissor_enable) {
592 OUT_PKT4(ring, REG_A6XX_GRAS_RESOLVE_CNTL_1, 2);
593 OUT_RING(ring, A6XX_GRAS_RESOLVE_CNTL_1_X(info->scissor.minx) |
594 A6XX_GRAS_RESOLVE_CNTL_1_Y(info->scissor.miny));
595 OUT_RING(ring, A6XX_GRAS_RESOLVE_CNTL_1_X(info->scissor.maxx - 1) |
596 A6XX_GRAS_RESOLVE_CNTL_1_Y(info->scissor.maxy - 1));
597 }
598
599 uint32_t blit_cntl =
600 blit_control(dfmt, util_format_is_srgb(info->dst.format)) |
601 COND(color, A6XX_RB_2D_BLIT_CNTL_SOLID_COLOR) |
602 COND(info->scissor_enable, A6XX_RB_2D_BLIT_CNTL_SCISSOR);
603
604 OUT_PKT4(ring, REG_A6XX_RB_2D_BLIT_CNTL, 1);
605 OUT_RING(ring, blit_cntl);
606
607 OUT_PKT4(ring, REG_A6XX_GRAS_2D_BLIT_CNTL, 1);
608 OUT_RING(ring, blit_cntl);
609
610 if (dfmt == FMT6_10_10_10_2_UNORM_DEST)
611 sfmt = FMT6_16_16_16_16_FLOAT;
612
613 /* This register is probably badly named... it seems that it's
614 * controlling the internal/accumulator format or something like
615 * that. It's certainly not tied to only the src format.
616 */
617 OUT_PKT4(ring, REG_A6XX_SP_2D_SRC_FORMAT, 1);
618 OUT_RING(ring, A6XX_SP_2D_SRC_FORMAT_COLOR_FORMAT(sfmt) |
619 COND(util_format_is_pure_sint(info->src.format),
620 A6XX_SP_2D_SRC_FORMAT_SINT) |
621 COND(util_format_is_pure_uint(info->src.format),
622 A6XX_SP_2D_SRC_FORMAT_UINT) |
623 COND(util_format_is_snorm(info->src.format),
624 A6XX_SP_2D_SRC_FORMAT_SINT |
625 A6XX_SP_2D_SRC_FORMAT_NORM) |
626 COND(util_format_is_unorm(info->src.format),
627 // TODO sometimes blob uses UINT+NORM but dEQP seems unhappy about that
628 // A6XX_SP_2D_SRC_FORMAT_UINT |
629 A6XX_SP_2D_SRC_FORMAT_NORM) |
630 COND(util_format_is_srgb(info->dst.format), A6XX_SP_2D_SRC_FORMAT_SRGB) |
631 A6XX_SP_2D_SRC_FORMAT_MASK(0xf));
632
633 for (unsigned i = 0; i < info->dst.box.depth; i++) {
634
635 if (!color)
636 emit_blit_src(ring, info, sbox->z + i, nr_samples);
637
638 emit_blit_dst(ring, info, dbox->z + i);
639
640 /*
641 * Blit command:
642 */
643 OUT_PKT7(ring, CP_EVENT_WRITE, 1);
644 OUT_RING(ring, 0x3f);
645 OUT_WFI5(ring);
646
647 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8C01, 1);
648 OUT_RING(ring, 0);
649
650 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8E04, 1);
651 OUT_RING(ring, fd6_context(ctx)->magic.RB_UNKNOWN_8E04_blit);
652
653 OUT_PKT7(ring, CP_BLIT, 1);
654 OUT_RING(ring, CP_BLIT_0_OP(BLIT_OP_SCALE));
655
656 OUT_WFI5(ring);
657
658 OUT_PKT4(ring, REG_A6XX_RB_UNKNOWN_8E04, 1);
659 OUT_RING(ring, 0); /* RB_UNKNOWN_8E04 */
660 }
661 }
662
663 void
664 fd6_clear_surface(struct fd_context *ctx,
665 struct fd_ringbuffer *ring, struct pipe_surface *psurf,
666 uint32_t width, uint32_t height, union pipe_color_union *color)
667 {
668 struct pipe_blit_info info = {};
669
670 info.dst.resource = psurf->texture;
671 info.dst.level = psurf->u.tex.level;
672 info.dst.box.x = 0;
673 info.dst.box.y = 0;
674 info.dst.box.z = psurf->u.tex.first_layer;
675 info.dst.box.width = width;
676 info.dst.box.height = height;
677 info.dst.box.depth = psurf->u.tex.last_layer + 1 - psurf->u.tex.first_layer;
678 info.dst.format = psurf->format;
679 info.src = info.dst;
680 info.mask = util_format_get_mask(psurf->format);
681 info.filter = PIPE_TEX_FILTER_NEAREST;
682 info.scissor_enable = 0;
683
684 emit_blit_or_clear_texture(ctx, ring, &info, color);
685 }
686
687 static bool
688 handle_rgba_blit(struct fd_context *ctx, const struct pipe_blit_info *info)
689 {
690 struct fd_batch *batch;
691
692 debug_assert(!(info->mask & PIPE_MASK_ZS));
693
694 if (!can_do_blit(info))
695 return false;
696
697 batch = fd_bc_alloc_batch(&ctx->screen->batch_cache, ctx, true);
698
699 fd6_emit_restore(batch, batch->draw);
700 fd6_emit_lrz_flush(batch->draw);
701
702 fd_screen_lock(ctx->screen);
703
704 fd_batch_resource_read(batch, fd_resource(info->src.resource));
705 fd_batch_resource_write(batch, fd_resource(info->dst.resource));
706
707 fd_screen_unlock(ctx->screen);
708
709 /* Clearing last_fence must come after the batch dependency tracking
710 * (resource_read()/resource_write()), as that can trigger a flush,
711 * re-populating last_fence
712 */
713 fd_fence_ref(&ctx->last_fence, NULL);
714
715 fd_batch_set_stage(batch, FD_STAGE_BLIT);
716
717 fd_log_stream(batch, stream, util_dump_blit_info(stream, info));
718
719 emit_setup(batch);
720
721 if ((info->src.resource->target == PIPE_BUFFER) &&
722 (info->dst.resource->target == PIPE_BUFFER)) {
723 assert(fd_resource(info->src.resource)->layout.tile_mode == TILE6_LINEAR);
724 assert(fd_resource(info->dst.resource)->layout.tile_mode == TILE6_LINEAR);
725 fd_log(batch, "START BLIT (BUFFER)");
726 emit_blit_buffer(ctx, batch->draw, info);
727 fd_log(batch, "END BLIT (BUFFER)");
728 } else {
729 /* I don't *think* we need to handle blits between buffer <-> !buffer */
730 debug_assert(info->src.resource->target != PIPE_BUFFER);
731 debug_assert(info->dst.resource->target != PIPE_BUFFER);
732 fd_log(batch, "START BLIT (TEXTURE)");
733 emit_blit_or_clear_texture(ctx, batch->draw, info, NULL);
734 fd_log(batch, "END BLIT (TEXTURE)");
735 }
736
737 fd6_event_write(batch, batch->draw, PC_CCU_FLUSH_COLOR_TS, true);
738 fd6_event_write(batch, batch->draw, PC_CCU_FLUSH_DEPTH_TS, true);
739 fd6_event_write(batch, batch->draw, CACHE_FLUSH_TS, true);
740 fd6_cache_inv(batch, batch->draw);
741
742 fd_resource(info->dst.resource)->valid = true;
743 batch->needs_flush = true;
744
745 fd_batch_flush(batch);
746 fd_batch_reference(&batch, NULL);
747
748 return true;
749 }
750
751 /**
752 * Re-written z/s blits can still fail for various reasons (for example MSAA).
753 * But we want to do the fallback blit with the re-written pipe_blit_info,
754 * in particular as u_blitter cannot blit stencil. So handle the fallback
755 * ourself and never "fail".
756 */
757 static bool
758 do_rewritten_blit(struct fd_context *ctx, const struct pipe_blit_info *info)
759 {
760 bool success = handle_rgba_blit(ctx, info);
761 if (!success)
762 success = fd_blitter_blit(ctx, info);
763 debug_assert(success); /* fallback should never fail! */
764 return success;
765 }
766
767 /**
768 * Handle depth/stencil blits either via u_blitter and/or re-writing the
769 * blit into an equivilant format that we can handle
770 */
771 static bool
772 handle_zs_blit(struct fd_context *ctx, const struct pipe_blit_info *info)
773 {
774 struct pipe_blit_info blit = *info;
775
776 if (DEBUG_BLIT) {
777 fprintf(stderr, "---- handle_zs_blit: ");
778 util_dump_blit_info(stderr, info);
779 fprintf(stderr, "\ndst resource: ");
780 util_dump_resource(stderr, info->dst.resource);
781 fprintf(stderr, "\nsrc resource: ");
782 util_dump_resource(stderr, info->src.resource);
783 fprintf(stderr, "\n");
784 }
785
786 switch (info->dst.format) {
787 case PIPE_FORMAT_S8_UINT:
788 debug_assert(info->mask == PIPE_MASK_S);
789 blit.mask = PIPE_MASK_R;
790 blit.src.format = PIPE_FORMAT_R8_UINT;
791 blit.dst.format = PIPE_FORMAT_R8_UINT;
792 return do_rewritten_blit(ctx, &blit);
793
794 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
795 if (info->mask & PIPE_MASK_Z) {
796 blit.mask = PIPE_MASK_R;
797 blit.src.format = PIPE_FORMAT_R32_FLOAT;
798 blit.dst.format = PIPE_FORMAT_R32_FLOAT;
799 do_rewritten_blit(ctx, &blit);
800 }
801
802 if (info->mask & PIPE_MASK_S) {
803 blit.mask = PIPE_MASK_R;
804 blit.src.format = PIPE_FORMAT_R8_UINT;
805 blit.dst.format = PIPE_FORMAT_R8_UINT;
806 blit.src.resource = &fd_resource(info->src.resource)->stencil->base;
807 blit.dst.resource = &fd_resource(info->dst.resource)->stencil->base;
808 do_rewritten_blit(ctx, &blit);
809 }
810
811 return true;
812
813 case PIPE_FORMAT_Z16_UNORM:
814 blit.mask = PIPE_MASK_R;
815 blit.src.format = PIPE_FORMAT_R16_UNORM;
816 blit.dst.format = PIPE_FORMAT_R16_UNORM;
817 return do_rewritten_blit(ctx, &blit);
818
819 case PIPE_FORMAT_Z32_UNORM:
820 case PIPE_FORMAT_Z32_FLOAT:
821 debug_assert(info->mask == PIPE_MASK_Z);
822 blit.mask = PIPE_MASK_R;
823 blit.src.format = PIPE_FORMAT_R32_UINT;
824 blit.dst.format = PIPE_FORMAT_R32_UINT;
825 return do_rewritten_blit(ctx, &blit);
826
827 case PIPE_FORMAT_Z24X8_UNORM:
828 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
829 blit.mask = 0;
830 if (info->mask & PIPE_MASK_Z)
831 blit.mask |= PIPE_MASK_R | PIPE_MASK_G | PIPE_MASK_B;
832 if (info->mask & PIPE_MASK_S)
833 blit.mask |= PIPE_MASK_A;
834 blit.src.format = PIPE_FORMAT_Z24_UNORM_S8_UINT_AS_R8G8B8A8;
835 blit.dst.format = PIPE_FORMAT_Z24_UNORM_S8_UINT_AS_R8G8B8A8;
836 return fd_blitter_blit(ctx, &blit);
837
838 default:
839 return false;
840 }
841 }
842
843 static bool
844 handle_compressed_blit(struct fd_context *ctx, const struct pipe_blit_info *info)
845 {
846 struct pipe_blit_info blit = *info;
847
848 if (DEBUG_BLIT) {
849 fprintf(stderr, "---- handle_compressed_blit: ");
850 util_dump_blit_info(stderr, info);
851 fprintf(stderr, "\ndst resource: ");
852 util_dump_resource(stderr, info->dst.resource);
853 fprintf(stderr, "\nsrc resource: ");
854 util_dump_resource(stderr, info->src.resource);
855 fprintf(stderr, "\n");
856 }
857
858 if (info->src.format != info->dst.format)
859 return fd_blitter_blit(ctx, info);
860
861 if (util_format_get_blocksize(info->src.format) == 8) {
862 blit.src.format = blit.dst.format = PIPE_FORMAT_R16G16B16A16_UINT;
863 } else {
864 debug_assert(util_format_get_blocksize(info->src.format) == 16);
865 blit.src.format = blit.dst.format = PIPE_FORMAT_R32G32B32A32_UINT;
866 }
867
868 int bw = util_format_get_blockwidth(info->src.format);
869 int bh = util_format_get_blockheight(info->src.format);
870
871 /* NOTE: x/y *must* be aligned to block boundary (ie. in
872 * glCompressedTexSubImage2D()) but width/height may not
873 * be:
874 */
875
876 debug_assert((blit.src.box.x % bw) == 0);
877 debug_assert((blit.src.box.y % bh) == 0);
878
879 blit.src.box.x /= bw;
880 blit.src.box.y /= bh;
881 blit.src.box.width = DIV_ROUND_UP(blit.src.box.width, bw);
882 blit.src.box.height = DIV_ROUND_UP(blit.src.box.height, bh);
883
884 debug_assert((blit.dst.box.x % bw) == 0);
885 debug_assert((blit.dst.box.y % bh) == 0);
886
887 blit.dst.box.x /= bw;
888 blit.dst.box.y /= bh;
889 blit.dst.box.width = DIV_ROUND_UP(blit.dst.box.width, bw);
890 blit.dst.box.height = DIV_ROUND_UP(blit.dst.box.height, bh);
891
892 return do_rewritten_blit(ctx, &blit);
893 }
894
895 static bool
896 fd6_blit(struct fd_context *ctx, const struct pipe_blit_info *info)
897 {
898 if (info->mask & PIPE_MASK_ZS)
899 return handle_zs_blit(ctx, info);
900 if (util_format_is_compressed(info->src.format) ||
901 util_format_is_compressed(info->dst.format))
902 return handle_compressed_blit(ctx, info);
903
904 return handle_rgba_blit(ctx, info);
905 }
906
907 void
908 fd6_blitter_init(struct pipe_context *pctx)
909 {
910 if (fd_mesa_debug & FD_DBG_NOBLIT)
911 return;
912
913 fd_context(pctx)->blit = fd6_blit;
914 }
915
916 unsigned
917 fd6_tile_mode(const struct pipe_resource *tmpl)
918 {
919 /* if the mipmap level 0 is still too small to be tiled, then don't
920 * bother pretending:
921 */
922 if (fd_resource_level_linear(tmpl, 0))
923 return TILE6_LINEAR;
924
925 /* basically just has to be a format we can blit, so uploads/downloads
926 * via linear staging buffer works:
927 */
928 if (ok_format(tmpl->format))
929 return TILE6_3;
930
931 return TILE6_LINEAR;
932 }