projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno/a6xx: set missing bary sysvals
[mesa.git] / src / gallium / drivers / freedreno / a6xx / fd6_program.c
1 /*
2 * Copyright (C) 2016 Rob Clark <robclark@freedesktop.org>
3 * Copyright © 2018 Google, Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
22 * SOFTWARE.
23 *
24 * Authors:
25 * Rob Clark <robclark@freedesktop.org>
26 */
27
28 #include "pipe/p_state.h"
29 #include "util/u_string.h"
30 #include "util/u_memory.h"
31 #include "util/u_inlines.h"
32 #include "util/format/u_format.h"
33 #include "util/bitset.h"
34
35 #include "freedreno_program.h"
36
37 #include "fd6_program.h"
38 #include "fd6_const.h"
39 #include "fd6_emit.h"
40 #include "fd6_texture.h"
41 #include "fd6_format.h"
42
43 void
44 fd6_emit_shader(struct fd_ringbuffer *ring, const struct ir3_shader_variant *so)
45 {
46 enum a6xx_state_block sb = fd6_stage2shadersb(so->type);
47
48 uint32_t obj_start;
49 uint32_t instrlen;
50
51 switch (so->type) {
52 case MESA_SHADER_VERTEX:
53 obj_start = REG_A6XX_SP_VS_OBJ_START_LO;
54 instrlen = REG_A6XX_SP_VS_INSTRLEN;
55 break;
56 case MESA_SHADER_TESS_CTRL:
57 obj_start = REG_A6XX_SP_HS_OBJ_START_LO;
58 instrlen = REG_A6XX_SP_HS_INSTRLEN;
59 break;
60 case MESA_SHADER_TESS_EVAL:
61 obj_start = REG_A6XX_SP_DS_OBJ_START_LO;
62 instrlen = REG_A6XX_SP_DS_INSTRLEN;
63 break;
64 case MESA_SHADER_GEOMETRY:
65 obj_start = REG_A6XX_SP_GS_OBJ_START_LO;
66 instrlen = REG_A6XX_SP_GS_INSTRLEN;
67 break;
68 case MESA_SHADER_FRAGMENT:
69 obj_start = REG_A6XX_SP_FS_OBJ_START_LO;
70 instrlen = REG_A6XX_SP_FS_INSTRLEN;
71 break;
72 case MESA_SHADER_COMPUTE:
73 case MESA_SHADER_KERNEL:
74 obj_start = REG_A6XX_SP_CS_OBJ_START_LO;
75 instrlen = REG_A6XX_SP_CS_INSTRLEN;
76 break;
77 case MESA_SHADER_NONE:
78 unreachable("");
79 }
80
81 #ifdef DEBUG
82 /* Name should generally match what you get with MESA_SHADER_CAPTURE_PATH: */
83 const char *name = so->shader->nir->info.name;
84 if (name)
85 fd_emit_string5(ring, name, strlen(name));
86 #endif
87
88 OUT_PKT4(ring, instrlen, 1);
89 OUT_RING(ring, so->instrlen);
90
91 OUT_PKT4(ring, obj_start, 2);
92 OUT_RELOC(ring, so->bo, 0, 0, 0);
93
94 OUT_PKT7(ring, fd6_stage2opcode(so->type), 3);
95 OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) |
96 CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) |
97 CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) |
98 CP_LOAD_STATE6_0_STATE_BLOCK(sb) |
99 CP_LOAD_STATE6_0_NUM_UNIT(so->instrlen));
100 OUT_RELOC(ring, so->bo, 0, 0, 0);
101 }
102
103 /* Add any missing varyings needed for stream-out. Otherwise varyings not
104 * used by fragment shader will be stripped out.
105 */
106 static void
107 link_stream_out(struct ir3_shader_linkage *l, const struct ir3_shader_variant *v)
108 {
109 const struct ir3_stream_output_info *strmout = &v->shader->stream_output;
110
111 /*
112 * First, any stream-out varyings not already in linkage map (ie. also
113 * consumed by frag shader) need to be added:
114 */
115 for (unsigned i = 0; i < strmout->num_outputs; i++) {
116 const struct ir3_stream_output *out = &strmout->output[i];
117 unsigned k = out->register_index;
118 unsigned compmask =
119 (1 << (out->num_components + out->start_component)) - 1;
120 unsigned idx, nextloc = 0;
121
122 /* psize/pos need to be the last entries in linkage map, and will
123 * get added link_stream_out, so skip over them:
124 */
125 if ((v->outputs[k].slot == VARYING_SLOT_PSIZ) ||
126 (v->outputs[k].slot == VARYING_SLOT_POS))
127 continue;
128
129 for (idx = 0; idx < l->cnt; idx++) {
130 if (l->var[idx].regid == v->outputs[k].regid)
131 break;
132 nextloc = MAX2(nextloc, l->var[idx].loc + 4);
133 }
134
135 /* add if not already in linkage map: */
136 if (idx == l->cnt)
137 ir3_link_add(l, v->outputs[k].regid, compmask, nextloc);
138
139 /* expand component-mask if needed, ie streaming out all components
140 * but frag shader doesn't consume all components:
141 */
142 if (compmask & ~l->var[idx].compmask) {
143 l->var[idx].compmask |= compmask;
144 l->max_loc = MAX2(l->max_loc,
145 l->var[idx].loc + util_last_bit(l->var[idx].compmask));
146 }
147 }
148 }
149
150 static void
151 setup_stream_out(struct fd6_program_state *state, const struct ir3_shader_variant *v,
152 struct ir3_shader_linkage *l)
153 {
154 const struct ir3_stream_output_info *strmout = &v->shader->stream_output;
155
156 uint32_t ncomp[PIPE_MAX_SO_BUFFERS];
157 uint32_t prog[256/2];
158 uint32_t prog_count;
159
160 memset(ncomp, 0, sizeof(ncomp));
161 memset(prog, 0, sizeof(prog));
162
163 prog_count = align(l->max_loc, 2) / 2;
164
165 debug_assert(prog_count < ARRAY_SIZE(prog));
166
167 for (unsigned i = 0; i < strmout->num_outputs; i++) {
168 const struct ir3_stream_output *out = &strmout->output[i];
169 unsigned k = out->register_index;
170 unsigned idx;
171
172 ncomp[out->output_buffer] += out->num_components;
173
174 /* linkage map sorted by order frag shader wants things, so
175 * a bit less ideal here..
176 */
177 for (idx = 0; idx < l->cnt; idx++)
178 if (l->var[idx].regid == v->outputs[k].regid)
179 break;
180
181 debug_assert(idx < l->cnt);
182
183 for (unsigned j = 0; j < out->num_components; j++) {
184 unsigned c = j + out->start_component;
185 unsigned loc = l->var[idx].loc + c;
186 unsigned off = j + out->dst_offset; /* in dwords */
187
188 if (loc & 1) {
189 prog[loc/2] |= A6XX_VPC_SO_PROG_B_EN |
190 A6XX_VPC_SO_PROG_B_BUF(out->output_buffer) |
191 A6XX_VPC_SO_PROG_B_OFF(off * 4);
192 } else {
193 prog[loc/2] |= A6XX_VPC_SO_PROG_A_EN |
194 A6XX_VPC_SO_PROG_A_BUF(out->output_buffer) |
195 A6XX_VPC_SO_PROG_A_OFF(off * 4);
196 }
197 }
198 }
199
200 struct fd_ringbuffer *ring = state->streamout_stateobj;
201
202 OUT_PKT7(ring, CP_CONTEXT_REG_BUNCH, 12 + (2 * prog_count));
203 OUT_RING(ring, REG_A6XX_VPC_SO_BUF_CNTL);
204 OUT_RING(ring, A6XX_VPC_SO_BUF_CNTL_ENABLE |
205 COND(ncomp[0] > 0, A6XX_VPC_SO_BUF_CNTL_BUF0) |
206 COND(ncomp[1] > 0, A6XX_VPC_SO_BUF_CNTL_BUF1) |
207 COND(ncomp[2] > 0, A6XX_VPC_SO_BUF_CNTL_BUF2) |
208 COND(ncomp[3] > 0, A6XX_VPC_SO_BUF_CNTL_BUF3));
209 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(0));
210 OUT_RING(ring, ncomp[0]);
211 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(1));
212 OUT_RING(ring, ncomp[1]);
213 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(2));
214 OUT_RING(ring, ncomp[2]);
215 OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(3));
216 OUT_RING(ring, ncomp[3]);
217 OUT_RING(ring, REG_A6XX_VPC_SO_CNTL);
218 OUT_RING(ring, A6XX_VPC_SO_CNTL_ENABLE);
219 for (unsigned i = 0; i < prog_count; i++) {
220 OUT_RING(ring, REG_A6XX_VPC_SO_PROG);
221 OUT_RING(ring, prog[i]);
222 }
223 }
224
225 static void
226 setup_config_stateobj(struct fd_ringbuffer *ring, struct fd6_program_state *state)
227 {
228 OUT_PKT4(ring, REG_A6XX_HLSQ_UPDATE_CNTL, 1);
229 OUT_RING(ring, 0xff); /* XXX */
230
231 debug_assert(state->vs->constlen >= state->bs->constlen);
232
233 OUT_PKT4(ring, REG_A6XX_HLSQ_VS_CNTL, 4);
234 OUT_RING(ring, A6XX_HLSQ_VS_CNTL_CONSTLEN(state->vs->constlen) |
235 A6XX_HLSQ_VS_CNTL_ENABLED);
236 OUT_RING(ring, COND(state->hs,
237 A6XX_HLSQ_HS_CNTL_ENABLED |
238 A6XX_HLSQ_HS_CNTL_CONSTLEN(state->hs->constlen)));
239 OUT_RING(ring, COND(state->ds,
240 A6XX_HLSQ_DS_CNTL_ENABLED |
241 A6XX_HLSQ_DS_CNTL_CONSTLEN(state->ds->constlen)));
242 OUT_RING(ring, COND(state->gs,
243 A6XX_HLSQ_GS_CNTL_ENABLED |
244 A6XX_HLSQ_GS_CNTL_CONSTLEN(state->gs->constlen)));
245 OUT_PKT4(ring, REG_A6XX_HLSQ_FS_CNTL, 1);
246 OUT_RING(ring, A6XX_HLSQ_FS_CNTL_CONSTLEN(state->fs->constlen) |
247 A6XX_HLSQ_FS_CNTL_ENABLED);
248
249 OUT_PKT4(ring, REG_A6XX_SP_VS_CONFIG, 1);
250 OUT_RING(ring, COND(state->vs, A6XX_SP_VS_CONFIG_ENABLED) |
251 A6XX_SP_VS_CONFIG_NIBO(ir3_shader_nibo(state->vs)) |
252 A6XX_SP_VS_CONFIG_NTEX(state->vs->num_samp) |
253 A6XX_SP_VS_CONFIG_NSAMP(state->vs->num_samp));
254
255 OUT_PKT4(ring, REG_A6XX_SP_HS_CONFIG, 1);
256 OUT_RING(ring, COND(state->hs,
257 A6XX_SP_HS_CONFIG_ENABLED |
258 A6XX_SP_HS_CONFIG_NIBO(ir3_shader_nibo(state->hs)) |
259 A6XX_SP_HS_CONFIG_NTEX(state->hs->num_samp) |
260 A6XX_SP_HS_CONFIG_NSAMP(state->hs->num_samp)));
261
262 OUT_PKT4(ring, REG_A6XX_SP_DS_CONFIG, 1);
263 OUT_RING(ring, COND(state->ds,
264 A6XX_SP_DS_CONFIG_ENABLED |
265 A6XX_SP_DS_CONFIG_NIBO(ir3_shader_nibo(state->ds)) |
266 A6XX_SP_DS_CONFIG_NTEX(state->ds->num_samp) |
267 A6XX_SP_DS_CONFIG_NSAMP(state->ds->num_samp)));
268
269 OUT_PKT4(ring, REG_A6XX_SP_GS_CONFIG, 1);
270 OUT_RING(ring, COND(state->gs,
271 A6XX_SP_GS_CONFIG_ENABLED |
272 A6XX_SP_GS_CONFIG_NIBO(ir3_shader_nibo(state->gs)) |
273 A6XX_SP_GS_CONFIG_NTEX(state->gs->num_samp) |
274 A6XX_SP_GS_CONFIG_NSAMP(state->gs->num_samp)));
275
276 OUT_PKT4(ring, REG_A6XX_SP_FS_CONFIG, 1);
277 OUT_RING(ring, COND(state->fs, A6XX_SP_FS_CONFIG_ENABLED) |
278 A6XX_SP_FS_CONFIG_NIBO(ir3_shader_nibo(state->fs)) |
279 A6XX_SP_FS_CONFIG_NTEX(state->fs->num_samp) |
280 A6XX_SP_FS_CONFIG_NSAMP(state->fs->num_samp));
281
282 OUT_PKT4(ring, REG_A6XX_SP_IBO_COUNT, 1);
283 OUT_RING(ring, ir3_shader_nibo(state->fs));
284 }
285
286 static inline uint32_t
287 next_regid(uint32_t reg, uint32_t increment)
288 {
289 if (VALIDREG(reg))
290 return reg + increment;
291 else
292 return regid(63,0);
293 }
294
295 static void
296 setup_stateobj(struct fd_ringbuffer *ring, struct fd_screen *screen,
297 struct fd6_program_state *state, const struct ir3_shader_key *key,
298 bool binning_pass)
299 {
300 uint32_t pos_regid, psize_regid, color_regid[8], posz_regid;
301 uint32_t face_regid, coord_regid, zwcoord_regid, samp_id_regid;
302 uint32_t smask_in_regid, smask_regid;
303 uint32_t vertex_regid, instance_regid, layer_regid, primitive_regid;
304 uint32_t hs_invocation_regid;
305 uint32_t tess_coord_x_regid, tess_coord_y_regid, hs_patch_regid, ds_patch_regid;
306 uint32_t ij_regid[IJ_COUNT];
307 uint32_t gs_header_regid;
308 enum a3xx_threadsize fssz;
309 uint8_t psize_loc = ~0, pos_loc = ~0, layer_loc = ~0;
310 int i, j;
311
312 static const struct ir3_shader_variant dummy_fs = {0};
313 const struct ir3_shader_variant *vs = binning_pass ? state->bs : state->vs;
314 const struct ir3_shader_variant *hs = state->hs;
315 const struct ir3_shader_variant *ds = state->ds;
316 const struct ir3_shader_variant *gs = state->gs;
317 const struct ir3_shader_variant *fs = binning_pass ? &dummy_fs : state->fs;
318
319 /* binning VS is wrong when GS is present, so use nonbinning VS
320 * TODO: compile both binning VS/GS variants correctly
321 */
322 if (binning_pass && state->gs)
323 vs = state->vs;
324
325 bool sample_shading = fs->per_samp | key->sample_shading;
326
327 fssz = FOUR_QUADS;
328
329 pos_regid = ir3_find_output_regid(vs, VARYING_SLOT_POS);
330 psize_regid = ir3_find_output_regid(vs, VARYING_SLOT_PSIZ);
331 vertex_regid = ir3_find_sysval_regid(vs, SYSTEM_VALUE_VERTEX_ID);
332 instance_regid = ir3_find_sysval_regid(vs, SYSTEM_VALUE_INSTANCE_ID);
333
334 if (hs) {
335 tess_coord_x_regid = ir3_find_sysval_regid(ds, SYSTEM_VALUE_TESS_COORD);
336 tess_coord_y_regid = next_regid(tess_coord_x_regid, 1);
337 hs_patch_regid = ir3_find_sysval_regid(hs, SYSTEM_VALUE_PRIMITIVE_ID);
338 ds_patch_regid = ir3_find_sysval_regid(ds, SYSTEM_VALUE_PRIMITIVE_ID);
339 hs_invocation_regid = ir3_find_sysval_regid(hs, SYSTEM_VALUE_TCS_HEADER_IR3);
340
341 pos_regid = ir3_find_output_regid(ds, VARYING_SLOT_POS);
342 psize_regid = ir3_find_output_regid(ds, VARYING_SLOT_PSIZ);
343 } else {
344 tess_coord_x_regid = regid(63, 0);
345 tess_coord_y_regid = regid(63, 0);
346 hs_patch_regid = regid(63, 0);
347 ds_patch_regid = regid(63, 0);
348 hs_invocation_regid = regid(63, 0);
349 }
350
351 if (gs) {
352 gs_header_regid = ir3_find_sysval_regid(gs, SYSTEM_VALUE_GS_HEADER_IR3);
353 primitive_regid = ir3_find_sysval_regid(gs, SYSTEM_VALUE_PRIMITIVE_ID);
354 pos_regid = ir3_find_output_regid(gs, VARYING_SLOT_POS);
355 psize_regid = ir3_find_output_regid(gs, VARYING_SLOT_PSIZ);
356 layer_regid = ir3_find_output_regid(gs, VARYING_SLOT_LAYER);
357 } else {
358 gs_header_regid = regid(63, 0);
359 primitive_regid = regid(63, 0);
360 layer_regid = regid(63, 0);
361 }
362
363 if (fs->color0_mrt) {
364 color_regid[0] = color_regid[1] = color_regid[2] = color_regid[3] =
365 color_regid[4] = color_regid[5] = color_regid[6] = color_regid[7] =
366 ir3_find_output_regid(fs, FRAG_RESULT_COLOR);
367 } else {
368 color_regid[0] = ir3_find_output_regid(fs, FRAG_RESULT_DATA0);
369 color_regid[1] = ir3_find_output_regid(fs, FRAG_RESULT_DATA1);
370 color_regid[2] = ir3_find_output_regid(fs, FRAG_RESULT_DATA2);
371 color_regid[3] = ir3_find_output_regid(fs, FRAG_RESULT_DATA3);
372 color_regid[4] = ir3_find_output_regid(fs, FRAG_RESULT_DATA4);
373 color_regid[5] = ir3_find_output_regid(fs, FRAG_RESULT_DATA5);
374 color_regid[6] = ir3_find_output_regid(fs, FRAG_RESULT_DATA6);
375 color_regid[7] = ir3_find_output_regid(fs, FRAG_RESULT_DATA7);
376 }
377
378 samp_id_regid = ir3_find_sysval_regid(fs, SYSTEM_VALUE_SAMPLE_ID);
379 smask_in_regid = ir3_find_sysval_regid(fs, SYSTEM_VALUE_SAMPLE_MASK_IN);
380 face_regid = ir3_find_sysval_regid(fs, SYSTEM_VALUE_FRONT_FACE);
381 coord_regid = ir3_find_sysval_regid(fs, SYSTEM_VALUE_FRAG_COORD);
382 zwcoord_regid = next_regid(coord_regid, 2);
383 posz_regid = ir3_find_output_regid(fs, FRAG_RESULT_DEPTH);
384 smask_regid = ir3_find_output_regid(fs, FRAG_RESULT_SAMPLE_MASK);
385 for (unsigned i = 0; i < ARRAY_SIZE(ij_regid); i++)
386 ij_regid[i] = ir3_find_sysval_regid(fs, SYSTEM_VALUE_BARYCENTRIC_PERSP_PIXEL + i);
387
388 /* If we have pre-dispatch texture fetches, then ij_pix should not
389 * be DCE'd, even if not actually used in the shader itself:
390 */
391 if (fs->num_sampler_prefetch > 0) {
392 assert(VALIDREG(ij_regid[IJ_PERSP_PIXEL]));
393 /* also, it seems like ij_pix is *required* to be r0.x */
394 assert(ij_regid[IJ_PERSP_PIXEL] == regid(0, 0));
395 }
396
397 /* we can't write gl_SampleMask for !msaa.. if b0 is zero then we
398 * end up masking the single sample!!
399 */
400 if (!key->msaa)
401 smask_regid = regid(63, 0);
402
403 /* we could probably divide this up into things that need to be
404 * emitted if frag-prog is dirty vs if vert-prog is dirty..
405 */
406
407 OUT_PKT4(ring, REG_A6XX_SP_HS_UNKNOWN_A833, 1);
408 OUT_RING(ring, 0x0);
409
410 OUT_PKT4(ring, REG_A6XX_SP_FS_PREFETCH_CNTL, 1 + fs->num_sampler_prefetch);
411 OUT_RING(ring, A6XX_SP_FS_PREFETCH_CNTL_COUNT(fs->num_sampler_prefetch) |
412 A6XX_SP_FS_PREFETCH_CNTL_UNK4(regid(63, 0)) |
413 0x7000); // XXX
414 for (int i = 0; i < fs->num_sampler_prefetch; i++) {
415 const struct ir3_sampler_prefetch *prefetch = &fs->sampler_prefetch[i];
416 OUT_RING(ring, A6XX_SP_FS_PREFETCH_CMD_SRC(prefetch->src) |
417 A6XX_SP_FS_PREFETCH_CMD_SAMP_ID(prefetch->samp_id) |
418 A6XX_SP_FS_PREFETCH_CMD_TEX_ID(prefetch->tex_id) |
419 A6XX_SP_FS_PREFETCH_CMD_DST(prefetch->dst) |
420 A6XX_SP_FS_PREFETCH_CMD_WRMASK(prefetch->wrmask) |
421 COND(prefetch->half_precision, A6XX_SP_FS_PREFETCH_CMD_HALF) |
422 A6XX_SP_FS_PREFETCH_CMD_CMD(prefetch->cmd));
423 }
424
425 OUT_PKT4(ring, REG_A6XX_SP_UNKNOWN_A9A8, 1);
426 OUT_RING(ring, 0);
427
428 OUT_PKT4(ring, REG_A6XX_SP_UNKNOWN_AB00, 1);
429 OUT_RING(ring, 0x5);
430
431 OUT_PKT4(ring, REG_A6XX_SP_FS_OUTPUT_CNTL0, 1);
432 OUT_RING(ring, A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID(posz_regid) |
433 A6XX_SP_FS_OUTPUT_CNTL0_SAMPMASK_REGID(smask_regid) |
434 0xfc000000);
435
436 enum a3xx_threadsize vssz;
437 if (ds || hs) {
438 vssz = TWO_QUADS;
439 } else {
440 vssz = FOUR_QUADS;
441 }
442
443 OUT_PKT4(ring, REG_A6XX_SP_VS_CTRL_REG0, 1);
444 OUT_RING(ring, A6XX_SP_VS_CTRL_REG0_THREADSIZE(vssz) |
445 A6XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(vs->info.max_reg + 1) |
446 A6XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(vs->info.max_half_reg + 1) |
447 COND(vs->mergedregs, A6XX_SP_VS_CTRL_REG0_MERGEDREGS) |
448 A6XX_SP_VS_CTRL_REG0_BRANCHSTACK(vs->branchstack) |
449 COND(vs->need_pixlod, A6XX_SP_VS_CTRL_REG0_PIXLODENABLE));
450
451 fd6_emit_shader(ring, vs);
452 fd6_emit_immediates(screen, vs, ring);
453
454 struct ir3_shader_linkage l = {0};
455 const struct ir3_shader_variant *last_shader = fd6_last_shader(state);
456 ir3_link_shaders(&l, last_shader, fs, true);
457
458 bool primid_passthru = l.primid_loc != 0xff;
459
460 OUT_PKT4(ring, REG_A6XX_VPC_VAR_DISABLE(0), 4);
461 OUT_RING(ring, ~l.varmask[0]); /* VPC_VAR[0].DISABLE */
462 OUT_RING(ring, ~l.varmask[1]); /* VPC_VAR[1].DISABLE */
463 OUT_RING(ring, ~l.varmask[2]); /* VPC_VAR[2].DISABLE */
464 OUT_RING(ring, ~l.varmask[3]); /* VPC_VAR[3].DISABLE */
465
466 /* Add stream out outputs after computing the VPC_VAR_DISABLE bitmask. */
467 if (last_shader->shader->stream_output.num_outputs > 0)
468 link_stream_out(&l, last_shader);
469
470 if (VALIDREG(layer_regid)) {
471 layer_loc = l.max_loc;
472 ir3_link_add(&l, layer_regid, 0x1, l.max_loc);
473 }
474
475 if (VALIDREG(pos_regid)) {
476 pos_loc = l.max_loc;
477 ir3_link_add(&l, pos_regid, 0xf, l.max_loc);
478 }
479
480 if (VALIDREG(psize_regid)) {
481 psize_loc = l.max_loc;
482 ir3_link_add(&l, psize_regid, 0x1, l.max_loc);
483 }
484
485 if (last_shader->shader->stream_output.num_outputs > 0) {
486 setup_stream_out(state, last_shader, &l);
487 }
488
489 debug_assert(l.cnt < 32);
490 if (gs)
491 OUT_PKT4(ring, REG_A6XX_SP_GS_OUT_REG(0), DIV_ROUND_UP(l.cnt, 2));
492 else if (ds)
493 OUT_PKT4(ring, REG_A6XX_SP_DS_OUT_REG(0), DIV_ROUND_UP(l.cnt, 2));
494 else
495 OUT_PKT4(ring, REG_A6XX_SP_VS_OUT_REG(0), DIV_ROUND_UP(l.cnt, 2));
496
497 for (j = 0; j < l.cnt; ) {
498 uint32_t reg = 0;
499
500 reg |= A6XX_SP_VS_OUT_REG_A_REGID(l.var[j].regid);
501 reg |= A6XX_SP_VS_OUT_REG_A_COMPMASK(l.var[j].compmask);
502 j++;
503
504 reg |= A6XX_SP_VS_OUT_REG_B_REGID(l.var[j].regid);
505 reg |= A6XX_SP_VS_OUT_REG_B_COMPMASK(l.var[j].compmask);
506 j++;
507
508 OUT_RING(ring, reg);
509 }
510
511 if (gs)
512 OUT_PKT4(ring, REG_A6XX_SP_GS_VPC_DST_REG(0), DIV_ROUND_UP(l.cnt, 4));
513 else if (ds)
514 OUT_PKT4(ring, REG_A6XX_SP_DS_VPC_DST_REG(0), DIV_ROUND_UP(l.cnt, 4));
515 else
516 OUT_PKT4(ring, REG_A6XX_SP_VS_VPC_DST_REG(0), DIV_ROUND_UP(l.cnt, 4));
517
518 for (j = 0; j < l.cnt; ) {
519 uint32_t reg = 0;
520
521 reg |= A6XX_SP_VS_VPC_DST_REG_OUTLOC0(l.var[j++].loc);
522 reg |= A6XX_SP_VS_VPC_DST_REG_OUTLOC1(l.var[j++].loc);
523 reg |= A6XX_SP_VS_VPC_DST_REG_OUTLOC2(l.var[j++].loc);
524 reg |= A6XX_SP_VS_VPC_DST_REG_OUTLOC3(l.var[j++].loc);
525
526 OUT_RING(ring, reg);
527 }
528
529 if (hs) {
530 OUT_PKT4(ring, REG_A6XX_SP_HS_CTRL_REG0, 1);
531 OUT_RING(ring, A6XX_SP_HS_CTRL_REG0_THREADSIZE(TWO_QUADS) |
532 A6XX_SP_HS_CTRL_REG0_FULLREGFOOTPRINT(hs->info.max_reg + 1) |
533 A6XX_SP_HS_CTRL_REG0_HALFREGFOOTPRINT(hs->info.max_half_reg + 1) |
534 COND(hs->mergedregs, A6XX_SP_HS_CTRL_REG0_MERGEDREGS) |
535 A6XX_SP_HS_CTRL_REG0_BRANCHSTACK(hs->branchstack) |
536 COND(hs->need_pixlod, A6XX_SP_HS_CTRL_REG0_PIXLODENABLE));
537
538 fd6_emit_shader(ring, hs);
539 fd6_emit_immediates(screen, hs, ring);
540 fd6_emit_link_map(screen, vs, hs, ring);
541
542 OUT_PKT4(ring, REG_A6XX_SP_DS_CTRL_REG0, 1);
543 OUT_RING(ring, A6XX_SP_DS_CTRL_REG0_THREADSIZE(TWO_QUADS) |
544 A6XX_SP_DS_CTRL_REG0_FULLREGFOOTPRINT(ds->info.max_reg + 1) |
545 A6XX_SP_DS_CTRL_REG0_HALFREGFOOTPRINT(ds->info.max_half_reg + 1) |
546 COND(ds->mergedregs, A6XX_SP_DS_CTRL_REG0_MERGEDREGS) |
547 A6XX_SP_DS_CTRL_REG0_BRANCHSTACK(ds->branchstack) |
548 COND(ds->need_pixlod, A6XX_SP_DS_CTRL_REG0_PIXLODENABLE));
549
550 fd6_emit_shader(ring, ds);
551 fd6_emit_immediates(screen, ds, ring);
552 fd6_emit_link_map(screen, hs, ds, ring);
553
554 shader_info *hs_info = &hs->shader->nir->info;
555 OUT_PKT4(ring, REG_A6XX_PC_TESS_NUM_VERTEX, 1);
556 OUT_RING(ring, hs_info->tess.tcs_vertices_out);
557
558 /* Total attribute slots in HS incoming patch. */
559 OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9801, 1);
560 OUT_RING(ring, hs_info->tess.tcs_vertices_out * vs->output_size / 4);
561
562 OUT_PKT4(ring, REG_A6XX_SP_HS_UNKNOWN_A831, 1);
563 OUT_RING(ring, vs->output_size);
564
565 shader_info *ds_info = &ds->shader->nir->info;
566 OUT_PKT4(ring, REG_A6XX_PC_TESS_CNTL, 1);
567 uint32_t output;
568 if (ds_info->tess.point_mode)
569 output = TESS_POINTS;
570 else if (ds_info->tess.primitive_mode == GL_ISOLINES)
571 output = TESS_LINES;
572 else if (ds_info->tess.ccw)
573 output = TESS_CCW_TRIS;
574 else
575 output = TESS_CW_TRIS;
576
577 OUT_RING(ring, A6XX_PC_TESS_CNTL_SPACING(fd6_gl2spacing(ds_info->tess.spacing)) |
578 A6XX_PC_TESS_CNTL_OUTPUT(output));
579
580 /* xxx: Misc tess unknowns: */
581 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9103, 1);
582 OUT_RING(ring, 0x00ffff00);
583
584 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9106, 1);
585 OUT_RING(ring, 0x0000ffff);
586
587 OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_809D, 1);
588 OUT_RING(ring, 0x0);
589
590 OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8002, 1);
591 OUT_RING(ring, 0x0);
592
593 OUT_PKT4(ring, REG_A6XX_VPC_PACK, 1);
594 OUT_RING(ring, A6XX_VPC_PACK_POSITIONLOC(pos_loc) |
595 A6XX_VPC_PACK_PSIZELOC(255) |
596 A6XX_VPC_PACK_STRIDE_IN_VPC(l.max_loc));
597
598 OUT_PKT4(ring, REG_A6XX_VPC_PACK_3, 1);
599 OUT_RING(ring, A6XX_VPC_PACK_3_POSITIONLOC(pos_loc) |
600 A6XX_VPC_PACK_3_PSIZELOC(psize_loc) |
601 A6XX_VPC_PACK_3_STRIDE_IN_VPC(l.max_loc));
602
603 OUT_PKT4(ring, REG_A6XX_SP_DS_PRIMITIVE_CNTL, 1);
604 OUT_RING(ring, A6XX_SP_DS_PRIMITIVE_CNTL_DSOUT(l.cnt));
605
606 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_4, 1);
607 OUT_RING(ring, A6XX_PC_PRIMITIVE_CNTL_4_STRIDE_IN_VPC(l.max_loc) |
608 CONDREG(psize_regid, 0x100));
609
610 } else {
611 OUT_PKT4(ring, REG_A6XX_SP_HS_UNKNOWN_A831, 1);
612 OUT_RING(ring, 0);
613 }
614
615 OUT_PKT4(ring, REG_A6XX_SP_PRIMITIVE_CNTL, 1);
616 OUT_RING(ring, A6XX_SP_PRIMITIVE_CNTL_VSOUT(l.cnt));
617
618 bool enable_varyings = fs->total_in > 0;
619
620 OUT_PKT4(ring, REG_A6XX_VPC_CNTL_0, 1);
621 OUT_RING(ring, A6XX_VPC_CNTL_0_NUMNONPOSVAR(fs->total_in) |
622 COND(enable_varyings, A6XX_VPC_CNTL_0_VARYING) |
623 A6XX_VPC_CNTL_0_PRIMIDLOC(l.primid_loc) |
624 A6XX_VPC_CNTL_0_UNKLOC(0xff));
625
626 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_1, 1);
627 OUT_RING(ring, A6XX_PC_PRIMITIVE_CNTL_1_STRIDE_IN_VPC(l.max_loc) |
628 CONDREG(psize_regid, A6XX_PC_PRIMITIVE_CNTL_1_PSIZE));
629
630 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_3, 1);
631 OUT_RING(ring, 0);
632
633 OUT_PKT4(ring, REG_A6XX_HLSQ_CONTROL_1_REG, 5);
634 OUT_RING(ring, 0x7); /* XXX */
635 OUT_RING(ring, A6XX_HLSQ_CONTROL_2_REG_FACEREGID(face_regid) |
636 A6XX_HLSQ_CONTROL_2_REG_SAMPLEID(samp_id_regid) |
637 A6XX_HLSQ_CONTROL_2_REG_SAMPLEMASK(smask_in_regid) |
638 A6XX_HLSQ_CONTROL_2_REG_SIZE(ij_regid[IJ_PERSP_SIZE]));
639 OUT_RING(ring,
640 A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_PIXEL(ij_regid[IJ_PERSP_PIXEL]) |
641 A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_PIXEL(ij_regid[IJ_LINEAR_PIXEL]) |
642 A6XX_HLSQ_CONTROL_3_REG_IJ_PERSP_CENTROID(ij_regid[IJ_PERSP_CENTROID]) |
643 A6XX_HLSQ_CONTROL_3_REG_IJ_LINEAR_CENTROID(ij_regid[IJ_LINEAR_CENTROID]));
644 OUT_RING(ring, A6XX_HLSQ_CONTROL_4_REG_XYCOORDREGID(coord_regid) |
645 A6XX_HLSQ_CONTROL_4_REG_ZWCOORDREGID(zwcoord_regid) |
646 A6XX_HLSQ_CONTROL_4_REG_IJ_PERSP_SAMPLE(ij_regid[IJ_PERSP_SAMPLE]) |
647 A6XX_HLSQ_CONTROL_4_REG_IJ_LINEAR_SAMPLE(ij_regid[IJ_LINEAR_SAMPLE]));
648 OUT_RING(ring, 0xfc); /* XXX */
649
650 OUT_PKT4(ring, REG_A6XX_HLSQ_UNKNOWN_B980, 1);
651 OUT_RING(ring, enable_varyings ? 3 : 1);
652
653 OUT_PKT4(ring, REG_A6XX_SP_FS_CTRL_REG0, 1);
654 OUT_RING(ring, A6XX_SP_FS_CTRL_REG0_THREADSIZE(fssz) |
655 COND(enable_varyings, A6XX_SP_FS_CTRL_REG0_VARYING) |
656 0x1000000 |
657 A6XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(fs->info.max_reg + 1) |
658 A6XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(fs->info.max_half_reg + 1) |
659 COND(fs->mergedregs, A6XX_SP_FS_CTRL_REG0_MERGEDREGS) |
660 A6XX_SP_FS_CTRL_REG0_BRANCHSTACK(fs->branchstack) |
661 COND(fs->need_pixlod, A6XX_SP_FS_CTRL_REG0_PIXLODENABLE));
662
663 OUT_PKT4(ring, REG_A6XX_SP_UNKNOWN_A982, 1);
664 OUT_RING(ring, 0); /* XXX */
665
666 OUT_PKT4(ring, REG_A6XX_VPC_GS_SIV_CNTL, 1);
667 OUT_RING(ring, 0x0000ffff); /* XXX */
668
669 bool need_size = fs->frag_face || fs->fragcoord_compmask != 0;
670 bool need_size_persamp = false;
671 if (VALIDREG(ij_regid[IJ_PERSP_SIZE])) {
672 if (sample_shading)
673 need_size_persamp = true;
674 else
675 need_size = true;
676 }
677 if (VALIDREG(ij_regid[IJ_LINEAR_PIXEL]))
678 need_size = true;
679
680 /* XXX: enable bits for linear centroid and linear sample bary */
681
682 OUT_PKT4(ring, REG_A6XX_GRAS_CNTL, 1);
683 OUT_RING(ring,
684 CONDREG(ij_regid[IJ_PERSP_PIXEL], A6XX_GRAS_CNTL_IJ_PERSP_PIXEL) |
685 CONDREG(ij_regid[IJ_PERSP_CENTROID], A6XX_GRAS_CNTL_IJ_PERSP_CENTROID) |
686 CONDREG(ij_regid[IJ_PERSP_SAMPLE], A6XX_GRAS_CNTL_IJ_PERSP_SAMPLE) |
687 COND(need_size, A6XX_GRAS_CNTL_SIZE) |
688 COND(need_size_persamp, A6XX_GRAS_CNTL_SIZE_PERSAMP) |
689 COND(fs->fragcoord_compmask != 0, A6XX_GRAS_CNTL_COORD_MASK(fs->fragcoord_compmask)));
690
691 OUT_PKT4(ring, REG_A6XX_RB_RENDER_CONTROL0, 2);
692 OUT_RING(ring,
693 CONDREG(ij_regid[IJ_PERSP_PIXEL], A6XX_RB_RENDER_CONTROL0_IJ_PERSP_PIXEL) |
694 CONDREG(ij_regid[IJ_PERSP_CENTROID], A6XX_RB_RENDER_CONTROL0_IJ_PERSP_CENTROID) |
695 CONDREG(ij_regid[IJ_PERSP_SAMPLE], A6XX_RB_RENDER_CONTROL0_IJ_PERSP_SAMPLE) |
696 COND(need_size, A6XX_RB_RENDER_CONTROL0_SIZE) |
697 COND(enable_varyings, A6XX_RB_RENDER_CONTROL0_UNK10) |
698 COND(need_size_persamp, A6XX_RB_RENDER_CONTROL0_SIZE_PERSAMP) |
699 COND(fs->fragcoord_compmask != 0,
700 A6XX_RB_RENDER_CONTROL0_COORD_MASK(fs->fragcoord_compmask)));
701
702 OUT_RING(ring,
703 CONDREG(smask_in_regid, A6XX_RB_RENDER_CONTROL1_SAMPLEMASK) |
704 CONDREG(samp_id_regid, A6XX_RB_RENDER_CONTROL1_SAMPLEID) |
705 CONDREG(ij_regid[IJ_PERSP_SIZE], A6XX_RB_RENDER_CONTROL1_SIZE) |
706 COND(fs->frag_face, A6XX_RB_RENDER_CONTROL1_FACENESS));
707
708 OUT_PKT4(ring, REG_A6XX_RB_SAMPLE_CNTL, 1);
709 OUT_RING(ring, COND(sample_shading, A6XX_RB_SAMPLE_CNTL_PER_SAMP_MODE));
710
711 OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8101, 1);
712 OUT_RING(ring, COND(sample_shading, 0x6)); // XXX
713
714 OUT_PKT4(ring, REG_A6XX_GRAS_SAMPLE_CNTL, 1);
715 OUT_RING(ring, COND(sample_shading, A6XX_GRAS_SAMPLE_CNTL_PER_SAMP_MODE));
716
717 OUT_PKT4(ring, REG_A6XX_SP_FS_OUTPUT_REG(0), 8);
718 for (i = 0; i < 8; i++) {
719 OUT_RING(ring, A6XX_SP_FS_OUTPUT_REG_REGID(color_regid[i]) |
720 COND(color_regid[i] & HALF_REG_ID, A6XX_SP_FS_OUTPUT_REG_HALF_PRECISION));
721 }
722
723 OUT_PKT4(ring, REG_A6XX_VPC_PACK, 1);
724 OUT_RING(ring, A6XX_VPC_PACK_POSITIONLOC(pos_loc) |
725 A6XX_VPC_PACK_PSIZELOC(psize_loc) |
726 A6XX_VPC_PACK_STRIDE_IN_VPC(l.max_loc));
727
728 if (gs) {
729 OUT_PKT4(ring, REG_A6XX_SP_GS_CTRL_REG0, 1);
730 OUT_RING(ring, A6XX_SP_GS_CTRL_REG0_THREADSIZE(TWO_QUADS) |
731 A6XX_SP_GS_CTRL_REG0_FULLREGFOOTPRINT(gs->info.max_reg + 1) |
732 A6XX_SP_GS_CTRL_REG0_HALFREGFOOTPRINT(gs->info.max_half_reg + 1) |
733 COND(gs->mergedregs, A6XX_SP_GS_CTRL_REG0_MERGEDREGS) |
734 A6XX_SP_GS_CTRL_REG0_BRANCHSTACK(gs->branchstack) |
735 COND(gs->need_pixlod, A6XX_SP_GS_CTRL_REG0_PIXLODENABLE));
736
737 fd6_emit_shader(ring, gs);
738 fd6_emit_immediates(screen, gs, ring);
739 if (ds)
740 fd6_emit_link_map(screen, ds, gs, ring);
741 else
742 fd6_emit_link_map(screen, vs, gs, ring);
743
744 OUT_PKT4(ring, REG_A6XX_VPC_PACK_GS, 1);
745 OUT_RING(ring, A6XX_VPC_PACK_GS_POSITIONLOC(pos_loc) |
746 A6XX_VPC_PACK_GS_PSIZELOC(psize_loc) |
747 A6XX_VPC_PACK_GS_STRIDE_IN_VPC(l.max_loc));
748
749 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9105, 1);
750 OUT_RING(ring, A6XX_VPC_UNKNOWN_9105_LAYERLOC(layer_loc) | 0xff00);
751
752 OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_809C, 1);
753 OUT_RING(ring, CONDREG(layer_regid, A6XX_GRAS_UNKNOWN_809C_GS_WRITES_LAYER));
754
755 uint32_t flags_regid = ir3_find_output_regid(gs, VARYING_SLOT_GS_VERTEX_FLAGS_IR3);
756
757 OUT_PKT4(ring, REG_A6XX_SP_PRIMITIVE_CNTL_GS, 1);
758 OUT_RING(ring, A6XX_SP_PRIMITIVE_CNTL_GS_GSOUT(l.cnt) |
759 A6XX_SP_PRIMITIVE_CNTL_GS_FLAGS_REGID(flags_regid));
760
761 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_2, 1);
762 OUT_RING(ring, A6XX_PC_PRIMITIVE_CNTL_2_STRIDE_IN_VPC(l.max_loc) |
763 CONDREG(psize_regid, A6XX_PC_PRIMITIVE_CNTL_2_PSIZE) |
764 CONDREG(layer_regid, A6XX_PC_PRIMITIVE_CNTL_2_LAYER) |
765 CONDREG(primitive_regid, A6XX_PC_PRIMITIVE_CNTL_2_PRIMITIVE_ID));
766
767 uint32_t output;
768 switch (gs->shader->nir->info.gs.output_primitive) {
769 case GL_POINTS:
770 output = TESS_POINTS;
771 break;
772 case GL_LINE_STRIP:
773 output = TESS_LINES;
774 break;
775 case GL_TRIANGLE_STRIP:
776 output = TESS_CW_TRIS;
777 break;
778 default:
779 unreachable("");
780 }
781 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_5, 1);
782 OUT_RING(ring,
783 A6XX_PC_PRIMITIVE_CNTL_5_GS_VERTICES_OUT(gs->shader->nir->info.gs.vertices_out - 1) |
784 A6XX_PC_PRIMITIVE_CNTL_5_GS_OUTPUT(output) |
785 A6XX_PC_PRIMITIVE_CNTL_5_GS_INVOCATIONS(gs->shader->nir->info.gs.invocations - 1));
786
787 OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8003, 1);
788 OUT_RING(ring, 0);
789
790 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9100, 1);
791 OUT_RING(ring, 0xff);
792
793 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9102, 1);
794 OUT_RING(ring, 0xffff00);
795
796 const struct ir3_shader_variant *prev = state->ds ? state->ds : state->vs;
797
798 /* Size of per-primitive alloction in ldlw memory in vec4s. */
799 uint32_t vec4_size =
800 gs->shader->nir->info.gs.vertices_in *
801 DIV_ROUND_UP(prev->output_size, 4);
802 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_6, 1);
803 OUT_RING(ring, A6XX_PC_PRIMITIVE_CNTL_6_STRIDE_IN_VPC(vec4_size));
804
805 OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9B07, 1);
806 OUT_RING(ring, 0);
807
808 OUT_PKT4(ring, REG_A6XX_SP_GS_PRIM_SIZE, 1);
809 OUT_RING(ring, prev->output_size);
810 } else {
811 OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_6, 1);
812 OUT_RING(ring, 0);
813 OUT_PKT4(ring, REG_A6XX_SP_GS_PRIM_SIZE, 1);
814 OUT_RING(ring, 0);
815 }
816
817 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9101, 1);
818 OUT_RING(ring, 0xffff00);
819
820 OUT_PKT4(ring, REG_A6XX_VPC_UNKNOWN_9107, 1);
821 OUT_RING(ring, 0);
822
823 if (fs->instrlen)
824 fd6_emit_shader(ring, fs);
825
826 OUT_PKT4(ring, REG_A6XX_PC_PRIMID_CNTL, 1);
827 OUT_RING(ring, COND(primid_passthru, A6XX_PC_PRIMID_CNTL_PRIMID_PASSTHRU));
828
829 uint32_t non_sysval_input_count = 0;
830 for (uint32_t i = 0; i < vs->inputs_count; i++)
831 if (!vs->inputs[i].sysval)
832 non_sysval_input_count++;
833
834 OUT_PKT4(ring, REG_A6XX_VFD_CONTROL_0, 1);
835 OUT_RING(ring, A6XX_VFD_CONTROL_0_FETCH_CNT(non_sysval_input_count) |
836 A6XX_VFD_CONTROL_0_DECODE_CNT(non_sysval_input_count));
837
838 OUT_PKT4(ring, REG_A6XX_VFD_DEST_CNTL(0), non_sysval_input_count);
839 for (uint32_t i = 0; i < non_sysval_input_count; i++) {
840 assert(vs->inputs[i].compmask);
841 OUT_RING(ring, A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK(vs->inputs[i].compmask) |
842 A6XX_VFD_DEST_CNTL_INSTR_REGID(vs->inputs[i].regid));
843 }
844
845 OUT_PKT4(ring, REG_A6XX_VFD_CONTROL_1, 6);
846 OUT_RING(ring, A6XX_VFD_CONTROL_1_REGID4VTX(vertex_regid) |
847 A6XX_VFD_CONTROL_1_REGID4INST(instance_regid) |
848 A6XX_VFD_CONTROL_1_REGID4PRIMID(primitive_regid) |
849 0xfc000000);
850 OUT_RING(ring, A6XX_VFD_CONTROL_2_REGID_HSPATCHID(hs_patch_regid) |
851 A6XX_VFD_CONTROL_2_REGID_INVOCATIONID(hs_invocation_regid));
852 OUT_RING(ring, A6XX_VFD_CONTROL_3_REGID_DSPATCHID(ds_patch_regid) |
853 A6XX_VFD_CONTROL_3_REGID_TESSX(tess_coord_x_regid) |
854 A6XX_VFD_CONTROL_3_REGID_TESSY(tess_coord_y_regid) |
855 0xfc);
856 OUT_RING(ring, 0x000000fc); /* VFD_CONTROL_4 */
857 OUT_RING(ring, A6XX_VFD_CONTROL_5_REGID_GSHEADER(gs_header_regid) |
858 0xfc00); /* VFD_CONTROL_5 */
859 OUT_RING(ring,
860 COND(primid_passthru, A6XX_VFD_CONTROL_6_PRIMID_PASSTHRU)); /* VFD_CONTROL_6 */
861
862 if (!binning_pass)
863 fd6_emit_immediates(screen, fs, ring);
864 }
865
866 static void emit_interp_state(struct fd_ringbuffer *ring, struct ir3_shader_variant *fs,
867 bool rasterflat, bool sprite_coord_mode, uint32_t sprite_coord_enable);
868
869 static struct fd_ringbuffer *
870 create_interp_stateobj(struct fd_context *ctx, struct fd6_program_state *state)
871 {
872 struct fd_ringbuffer *ring = fd_ringbuffer_new_object(ctx->pipe, 18 * 4);
873
874 emit_interp_state(ring, state->fs, false, false, 0);
875
876 return ring;
877 }
878
879 /* build the program streaming state which is not part of the pre-
880 * baked stateobj because of dependency on other gl state (rasterflat
881 * or sprite-coord-replacement)
882 */
883 struct fd_ringbuffer *
884 fd6_program_interp_state(struct fd6_emit *emit)
885 {
886 const struct fd6_program_state *state = fd6_emit_get_prog(emit);
887
888 if (!unlikely(emit->rasterflat || emit->sprite_coord_enable)) {
889 /* fastpath: */
890 return fd_ringbuffer_ref(state->interp_stateobj);
891 } else {
892 struct fd_ringbuffer *ring = fd_submit_new_ringbuffer(
893 emit->ctx->batch->submit, 18 * 4, FD_RINGBUFFER_STREAMING);
894
895 emit_interp_state(ring, state->fs, emit->rasterflat,
896 emit->sprite_coord_mode, emit->sprite_coord_enable);
897
898 return ring;
899 }
900 }
901
902 static void
903 emit_interp_state(struct fd_ringbuffer *ring, struct ir3_shader_variant *fs,
904 bool rasterflat, bool sprite_coord_mode, uint32_t sprite_coord_enable)
905 {
906 uint32_t vinterp[8], vpsrepl[8];
907
908 memset(vinterp, 0, sizeof(vinterp));
909 memset(vpsrepl, 0, sizeof(vpsrepl));
910
911 for (int j = -1; (j = ir3_next_varying(fs, j)) < (int)fs->inputs_count; ) {
912
913 /* NOTE: varyings are packed, so if compmask is 0xb
914 * then first, third, and fourth component occupy
915 * three consecutive varying slots:
916 */
917 unsigned compmask = fs->inputs[j].compmask;
918
919 uint32_t inloc = fs->inputs[j].inloc;
920
921 if ((fs->inputs[j].interpolate == INTERP_MODE_FLAT) ||
922 (fs->inputs[j].rasterflat && rasterflat)) {
923 uint32_t loc = inloc;
924
925 for (int i = 0; i < 4; i++) {
926 if (compmask & (1 << i)) {
927 vinterp[loc / 16] |= 1 << ((loc % 16) * 2);
928 loc++;
929 }
930 }
931 }
932
933 bool coord_mode = sprite_coord_mode;
934 if (ir3_point_sprite(fs, j, sprite_coord_enable, &coord_mode)) {
935 /* mask is two 2-bit fields, where:
936 * '01' -> S
937 * '10' -> T
938 * '11' -> 1 - T (flip mode)
939 */
940 unsigned mask = coord_mode ? 0b1101 : 0b1001;
941 uint32_t loc = inloc;
942 if (compmask & 0x1) {
943 vpsrepl[loc / 16] |= ((mask >> 0) & 0x3) << ((loc % 16) * 2);
944 loc++;
945 }
946 if (compmask & 0x2) {
947 vpsrepl[loc / 16] |= ((mask >> 2) & 0x3) << ((loc % 16) * 2);
948 loc++;
949 }
950 if (compmask & 0x4) {
951 /* .z <- 0.0f */
952 vinterp[loc / 16] |= 0b10 << ((loc % 16) * 2);
953 loc++;
954 }
955 if (compmask & 0x8) {
956 /* .w <- 1.0f */
957 vinterp[loc / 16] |= 0b11 << ((loc % 16) * 2);
958 loc++;
959 }
960 }
961 }
962
963 OUT_PKT4(ring, REG_A6XX_VPC_VARYING_INTERP_MODE(0), 8);
964 for (int i = 0; i < 8; i++)
965 OUT_RING(ring, vinterp[i]); /* VPC_VARYING_INTERP[i].MODE */
966
967 OUT_PKT4(ring, REG_A6XX_VPC_VARYING_PS_REPL_MODE(0), 8);
968 for (int i = 0; i < 8; i++)
969 OUT_RING(ring, vpsrepl[i]); /* VPC_VARYING_PS_REPL[i] */
970 }
971
972 static struct ir3_program_state *
973 fd6_program_create(void *data, struct ir3_shader_variant *bs,
974 struct ir3_shader_variant *vs,
975 struct ir3_shader_variant *hs,
976 struct ir3_shader_variant *ds,
977 struct ir3_shader_variant *gs,
978 struct ir3_shader_variant *fs,
979 const struct ir3_shader_key *key)
980 {
981 struct fd_context *ctx = data;
982 struct fd6_program_state *state = CALLOC_STRUCT(fd6_program_state);
983
984 /* if we have streamout, use full VS in binning pass, as the
985 * binning pass VS will have outputs on other than position/psize
986 * stripped out:
987 */
988 state->bs = vs->shader->stream_output.num_outputs ? vs : bs;
989 state->vs = vs;
990 state->hs = hs;
991 state->ds = ds;
992 state->gs = gs;
993 state->fs = fs;
994 state->config_stateobj = fd_ringbuffer_new_object(ctx->pipe, 0x1000);
995 state->binning_stateobj = fd_ringbuffer_new_object(ctx->pipe, 0x1000);
996 state->stateobj = fd_ringbuffer_new_object(ctx->pipe, 0x1000);
997 state->streamout_stateobj = fd_ringbuffer_new_object(ctx->pipe, 0x1000);
998
999
1000 #ifdef DEBUG
1001 if (!ds) {
1002 for (unsigned i = 0; i < bs->inputs_count; i++) {
1003 if (vs->inputs[i].sysval)
1004 continue;
1005 debug_assert(bs->inputs[i].regid == vs->inputs[i].regid);
1006 }
1007 }
1008 #endif
1009
1010 setup_config_stateobj(state->config_stateobj, state);
1011 setup_stateobj(state->binning_stateobj, ctx->screen, state, key, true);
1012 setup_stateobj(state->stateobj, ctx->screen, state, key, false);
1013 state->interp_stateobj = create_interp_stateobj(ctx, state);
1014
1015 return &state->base;
1016 }
1017
1018 static void
1019 fd6_program_destroy(void *data, struct ir3_program_state *state)
1020 {
1021 struct fd6_program_state *so = fd6_program_state(state);
1022 fd_ringbuffer_del(so->stateobj);
1023 fd_ringbuffer_del(so->binning_stateobj);
1024 fd_ringbuffer_del(so->config_stateobj);
1025 fd_ringbuffer_del(so->interp_stateobj);
1026 fd_ringbuffer_del(so->streamout_stateobj);
1027 free(so);
1028 }
1029
1030 static const struct ir3_cache_funcs cache_funcs = {
1031 .create_state = fd6_program_create,
1032 .destroy_state = fd6_program_destroy,
1033 };
1034
1035 static void *
1036 fd6_shader_state_create(struct pipe_context *pctx, const struct pipe_shader_state *cso)
1037 {
1038 return ir3_shader_state_create(pctx, cso);
1039 }
1040
1041 static void
1042 fd6_shader_state_delete(struct pipe_context *pctx, void *hwcso)
1043 {
1044 struct fd_context *ctx = fd_context(pctx);
1045 ir3_cache_invalidate(fd6_context(ctx)->shader_cache, hwcso);
1046 ir3_shader_state_delete(pctx, hwcso);
1047 }
1048
1049 void
1050 fd6_prog_init(struct pipe_context *pctx)
1051 {
1052 struct fd_context *ctx = fd_context(pctx);
1053
1054 fd6_context(ctx)->shader_cache = ir3_cache_create(&cache_funcs, ctx);
1055
1056 pctx->create_vs_state = fd6_shader_state_create;
1057 pctx->delete_vs_state = fd6_shader_state_delete;
1058
1059 pctx->create_tcs_state = fd6_shader_state_create;
1060 pctx->delete_tcs_state = fd6_shader_state_delete;
1061
1062 pctx->create_tes_state = fd6_shader_state_create;
1063 pctx->delete_tes_state = fd6_shader_state_delete;
1064
1065 pctx->create_gs_state = fd6_shader_state_create;
1066 pctx->delete_gs_state = fd6_shader_state_delete;
1067
1068 pctx->create_gs_state = fd6_shader_state_create;
1069 pctx->delete_gs_state = fd6_shader_state_delete;
1070
1071 pctx->create_fs_state = fd6_shader_state_create;
1072 pctx->delete_fs_state = fd6_shader_state_delete;
1073
1074 fd_prog_init(pctx);
1075 }