projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
u_dynarray: turn util_dynarray_{grow, resize} into element-oriented macros
[mesa.git] / src / gallium / drivers / nouveau / nvc0 / nvc0_state.c
1 /*
2 * Copyright 2010 Christoph Bumiller
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 */
22
23 #include "pipe/p_defines.h"
24 #include "util/u_framebuffer.h"
25 #include "util/u_helpers.h"
26 #include "util/u_inlines.h"
27 #include "util/u_transfer.h"
28
29 #include "tgsi/tgsi_parse.h"
30 #include "compiler/nir/nir.h"
31
32 #include "nvc0/nvc0_stateobj.h"
33 #include "nvc0/nvc0_context.h"
34 #include "nvc0/nvc0_query_hw.h"
35
36 #include "nvc0/nvc0_3d.xml.h"
37
38 #include "nouveau_gldefs.h"
39
40 static inline uint32_t
41 nvc0_colormask(unsigned mask)
42 {
43 uint32_t ret = 0;
44
45 if (mask & PIPE_MASK_R)
46 ret |= 0x0001;
47 if (mask & PIPE_MASK_G)
48 ret |= 0x0010;
49 if (mask & PIPE_MASK_B)
50 ret |= 0x0100;
51 if (mask & PIPE_MASK_A)
52 ret |= 0x1000;
53
54 return ret;
55 }
56
57 #define NVC0_BLEND_FACTOR_CASE(a, b) \
58 case PIPE_BLENDFACTOR_##a: return NV50_BLEND_FACTOR_##b
59
60 static inline uint32_t
61 nvc0_blend_fac(unsigned factor)
62 {
63 switch (factor) {
64 NVC0_BLEND_FACTOR_CASE(ONE, ONE);
65 NVC0_BLEND_FACTOR_CASE(SRC_COLOR, SRC_COLOR);
66 NVC0_BLEND_FACTOR_CASE(SRC_ALPHA, SRC_ALPHA);
67 NVC0_BLEND_FACTOR_CASE(DST_ALPHA, DST_ALPHA);
68 NVC0_BLEND_FACTOR_CASE(DST_COLOR, DST_COLOR);
69 NVC0_BLEND_FACTOR_CASE(SRC_ALPHA_SATURATE, SRC_ALPHA_SATURATE);
70 NVC0_BLEND_FACTOR_CASE(CONST_COLOR, CONSTANT_COLOR);
71 NVC0_BLEND_FACTOR_CASE(CONST_ALPHA, CONSTANT_ALPHA);
72 NVC0_BLEND_FACTOR_CASE(SRC1_COLOR, SRC1_COLOR);
73 NVC0_BLEND_FACTOR_CASE(SRC1_ALPHA, SRC1_ALPHA);
74 NVC0_BLEND_FACTOR_CASE(ZERO, ZERO);
75 NVC0_BLEND_FACTOR_CASE(INV_SRC_COLOR, ONE_MINUS_SRC_COLOR);
76 NVC0_BLEND_FACTOR_CASE(INV_SRC_ALPHA, ONE_MINUS_SRC_ALPHA);
77 NVC0_BLEND_FACTOR_CASE(INV_DST_ALPHA, ONE_MINUS_DST_ALPHA);
78 NVC0_BLEND_FACTOR_CASE(INV_DST_COLOR, ONE_MINUS_DST_COLOR);
79 NVC0_BLEND_FACTOR_CASE(INV_CONST_COLOR, ONE_MINUS_CONSTANT_COLOR);
80 NVC0_BLEND_FACTOR_CASE(INV_CONST_ALPHA, ONE_MINUS_CONSTANT_ALPHA);
81 NVC0_BLEND_FACTOR_CASE(INV_SRC1_COLOR, ONE_MINUS_SRC1_COLOR);
82 NVC0_BLEND_FACTOR_CASE(INV_SRC1_ALPHA, ONE_MINUS_SRC1_ALPHA);
83 default:
84 return NV50_BLEND_FACTOR_ZERO;
85 }
86 }
87
88 static void *
89 nvc0_blend_state_create(struct pipe_context *pipe,
90 const struct pipe_blend_state *cso)
91 {
92 struct nvc0_blend_stateobj *so = CALLOC_STRUCT(nvc0_blend_stateobj);
93 int i;
94 int r; /* reference */
95 uint32_t ms;
96 uint8_t blend_en = 0;
97 bool indep_masks = false;
98 bool indep_funcs = false;
99
100 so->pipe = *cso;
101
102 /* check which states actually have differing values */
103 if (cso->independent_blend_enable) {
104 for (r = 0; r < 8 && !cso->rt[r].blend_enable; ++r);
105 blend_en |= 1 << r;
106 for (i = r + 1; i < 8; ++i) {
107 if (!cso->rt[i].blend_enable)
108 continue;
109 blend_en |= 1 << i;
110 if (cso->rt[i].rgb_func != cso->rt[r].rgb_func ||
111 cso->rt[i].rgb_src_factor != cso->rt[r].rgb_src_factor ||
112 cso->rt[i].rgb_dst_factor != cso->rt[r].rgb_dst_factor ||
113 cso->rt[i].alpha_func != cso->rt[r].alpha_func ||
114 cso->rt[i].alpha_src_factor != cso->rt[r].alpha_src_factor ||
115 cso->rt[i].alpha_dst_factor != cso->rt[r].alpha_dst_factor) {
116 indep_funcs = true;
117 break;
118 }
119 }
120 for (; i < 8; ++i)
121 blend_en |= (cso->rt[i].blend_enable ? 1 : 0) << i;
122
123 for (i = 1; i < 8; ++i) {
124 if (cso->rt[i].colormask != cso->rt[0].colormask) {
125 indep_masks = true;
126 break;
127 }
128 }
129 } else {
130 r = 0;
131 if (cso->rt[0].blend_enable)
132 blend_en = 0xff;
133 }
134
135 if (cso->logicop_enable) {
136 SB_BEGIN_3D(so, LOGIC_OP_ENABLE, 2);
137 SB_DATA (so, 1);
138 SB_DATA (so, nvgl_logicop_func(cso->logicop_func));
139
140 SB_IMMED_3D(so, MACRO_BLEND_ENABLES, 0);
141 } else {
142 SB_IMMED_3D(so, LOGIC_OP_ENABLE, 0);
143
144 SB_IMMED_3D(so, BLEND_INDEPENDENT, indep_funcs);
145 SB_IMMED_3D(so, MACRO_BLEND_ENABLES, blend_en);
146 if (indep_funcs) {
147 for (i = 0; i < 8; ++i) {
148 if (cso->rt[i].blend_enable) {
149 SB_BEGIN_3D(so, IBLEND_EQUATION_RGB(i), 6);
150 SB_DATA (so, nvgl_blend_eqn(cso->rt[i].rgb_func));
151 SB_DATA (so, nvc0_blend_fac(cso->rt[i].rgb_src_factor));
152 SB_DATA (so, nvc0_blend_fac(cso->rt[i].rgb_dst_factor));
153 SB_DATA (so, nvgl_blend_eqn(cso->rt[i].alpha_func));
154 SB_DATA (so, nvc0_blend_fac(cso->rt[i].alpha_src_factor));
155 SB_DATA (so, nvc0_blend_fac(cso->rt[i].alpha_dst_factor));
156 }
157 }
158 } else
159 if (blend_en) {
160 SB_BEGIN_3D(so, BLEND_EQUATION_RGB, 5);
161 SB_DATA (so, nvgl_blend_eqn(cso->rt[r].rgb_func));
162 SB_DATA (so, nvc0_blend_fac(cso->rt[r].rgb_src_factor));
163 SB_DATA (so, nvc0_blend_fac(cso->rt[r].rgb_dst_factor));
164 SB_DATA (so, nvgl_blend_eqn(cso->rt[r].alpha_func));
165 SB_DATA (so, nvc0_blend_fac(cso->rt[r].alpha_src_factor));
166 SB_BEGIN_3D(so, BLEND_FUNC_DST_ALPHA, 1);
167 SB_DATA (so, nvc0_blend_fac(cso->rt[r].alpha_dst_factor));
168 }
169
170 SB_IMMED_3D(so, COLOR_MASK_COMMON, !indep_masks);
171 if (indep_masks) {
172 SB_BEGIN_3D(so, COLOR_MASK(0), 8);
173 for (i = 0; i < 8; ++i)
174 SB_DATA(so, nvc0_colormask(cso->rt[i].colormask));
175 } else {
176 SB_BEGIN_3D(so, COLOR_MASK(0), 1);
177 SB_DATA (so, nvc0_colormask(cso->rt[0].colormask));
178 }
179 }
180
181 ms = 0;
182 if (cso->alpha_to_coverage)
183 ms |= NVC0_3D_MULTISAMPLE_CTRL_ALPHA_TO_COVERAGE;
184 if (cso->alpha_to_one)
185 ms |= NVC0_3D_MULTISAMPLE_CTRL_ALPHA_TO_ONE;
186
187 SB_BEGIN_3D(so, MULTISAMPLE_CTRL, 1);
188 SB_DATA (so, ms);
189
190 assert(so->size <= ARRAY_SIZE(so->state));
191 return so;
192 }
193
194 static void
195 nvc0_blend_state_bind(struct pipe_context *pipe, void *hwcso)
196 {
197 struct nvc0_context *nvc0 = nvc0_context(pipe);
198
199 nvc0->blend = hwcso;
200 nvc0->dirty_3d |= NVC0_NEW_3D_BLEND;
201 }
202
203 static void
204 nvc0_blend_state_delete(struct pipe_context *pipe, void *hwcso)
205 {
206 FREE(hwcso);
207 }
208
209 /* NOTE: ignoring line_last_pixel */
210 static void *
211 nvc0_rasterizer_state_create(struct pipe_context *pipe,
212 const struct pipe_rasterizer_state *cso)
213 {
214 struct nvc0_rasterizer_stateobj *so;
215 uint16_t class_3d = nouveau_screen(pipe->screen)->class_3d;
216 uint32_t reg;
217
218 so = CALLOC_STRUCT(nvc0_rasterizer_stateobj);
219 if (!so)
220 return NULL;
221 so->pipe = *cso;
222
223 /* Scissor enables are handled in scissor state, we will not want to
224 * always emit 16 commands, one for each scissor rectangle, here.
225 */
226
227 SB_IMMED_3D(so, PROVOKING_VERTEX_LAST, !cso->flatshade_first);
228 SB_IMMED_3D(so, VERTEX_TWO_SIDE_ENABLE, cso->light_twoside);
229
230 SB_IMMED_3D(so, VERT_COLOR_CLAMP_EN, cso->clamp_vertex_color);
231 SB_BEGIN_3D(so, FRAG_COLOR_CLAMP_EN, 1);
232 SB_DATA (so, cso->clamp_fragment_color ? 0x11111111 : 0x00000000);
233
234 SB_IMMED_3D(so, MULTISAMPLE_ENABLE, cso->multisample);
235
236 SB_IMMED_3D(so, LINE_SMOOTH_ENABLE, cso->line_smooth);
237 /* On GM20x+, LINE_WIDTH_SMOOTH controls both aliased and smooth
238 * rendering and LINE_WIDTH_ALIASED seems to be ignored
239 */
240 if (cso->line_smooth || cso->multisample || class_3d >= GM200_3D_CLASS)
241 SB_BEGIN_3D(so, LINE_WIDTH_SMOOTH, 1);
242 else
243 SB_BEGIN_3D(so, LINE_WIDTH_ALIASED, 1);
244 SB_DATA (so, fui(cso->line_width));
245
246 SB_IMMED_3D(so, LINE_STIPPLE_ENABLE, cso->line_stipple_enable);
247 if (cso->line_stipple_enable) {
248 SB_BEGIN_3D(so, LINE_STIPPLE_PATTERN, 1);
249 SB_DATA (so, (cso->line_stipple_pattern << 8) |
250 cso->line_stipple_factor);
251
252 }
253
254 SB_IMMED_3D(so, VP_POINT_SIZE, cso->point_size_per_vertex);
255 if (!cso->point_size_per_vertex) {
256 SB_BEGIN_3D(so, POINT_SIZE, 1);
257 SB_DATA (so, fui(cso->point_size));
258 }
259
260 reg = (cso->sprite_coord_mode == PIPE_SPRITE_COORD_UPPER_LEFT) ?
261 NVC0_3D_POINT_COORD_REPLACE_COORD_ORIGIN_UPPER_LEFT :
262 NVC0_3D_POINT_COORD_REPLACE_COORD_ORIGIN_LOWER_LEFT;
263
264 SB_BEGIN_3D(so, POINT_COORD_REPLACE, 1);
265 SB_DATA (so, ((cso->sprite_coord_enable & 0xff) << 3) | reg);
266 SB_IMMED_3D(so, POINT_SPRITE_ENABLE, cso->point_quad_rasterization);
267 SB_IMMED_3D(so, POINT_SMOOTH_ENABLE, cso->point_smooth);
268
269 if (class_3d >= GM200_3D_CLASS) {
270 SB_IMMED_3D(so, FILL_RECTANGLE,
271 cso->fill_front == PIPE_POLYGON_MODE_FILL_RECTANGLE ?
272 NVC0_3D_FILL_RECTANGLE_ENABLE : 0);
273 }
274
275 SB_BEGIN_3D(so, MACRO_POLYGON_MODE_FRONT, 1);
276 SB_DATA (so, nvgl_polygon_mode(cso->fill_front));
277 SB_BEGIN_3D(so, MACRO_POLYGON_MODE_BACK, 1);
278 SB_DATA (so, nvgl_polygon_mode(cso->fill_back));
279 SB_IMMED_3D(so, POLYGON_SMOOTH_ENABLE, cso->poly_smooth);
280
281 SB_BEGIN_3D(so, CULL_FACE_ENABLE, 3);
282 SB_DATA (so, cso->cull_face != PIPE_FACE_NONE);
283 SB_DATA (so, cso->front_ccw ? NVC0_3D_FRONT_FACE_CCW :
284 NVC0_3D_FRONT_FACE_CW);
285 switch (cso->cull_face) {
286 case PIPE_FACE_FRONT_AND_BACK:
287 SB_DATA(so, NVC0_3D_CULL_FACE_FRONT_AND_BACK);
288 break;
289 case PIPE_FACE_FRONT:
290 SB_DATA(so, NVC0_3D_CULL_FACE_FRONT);
291 break;
292 case PIPE_FACE_BACK:
293 default:
294 SB_DATA(so, NVC0_3D_CULL_FACE_BACK);
295 break;
296 }
297
298 SB_IMMED_3D(so, POLYGON_STIPPLE_ENABLE, cso->poly_stipple_enable);
299 SB_BEGIN_3D(so, POLYGON_OFFSET_POINT_ENABLE, 3);
300 SB_DATA (so, cso->offset_point);
301 SB_DATA (so, cso->offset_line);
302 SB_DATA (so, cso->offset_tri);
303
304 if (cso->offset_point || cso->offset_line || cso->offset_tri) {
305 SB_BEGIN_3D(so, POLYGON_OFFSET_FACTOR, 1);
306 SB_DATA (so, fui(cso->offset_scale));
307 if (!cso->offset_units_unscaled) {
308 SB_BEGIN_3D(so, POLYGON_OFFSET_UNITS, 1);
309 SB_DATA (so, fui(cso->offset_units * 2.0f));
310 }
311 SB_BEGIN_3D(so, POLYGON_OFFSET_CLAMP, 1);
312 SB_DATA (so, fui(cso->offset_clamp));
313 }
314
315 if (cso->depth_clip_near)
316 reg = NVC0_3D_VIEW_VOLUME_CLIP_CTRL_UNK1_UNK1;
317 else
318 reg =
319 NVC0_3D_VIEW_VOLUME_CLIP_CTRL_UNK1_UNK1 |
320 NVC0_3D_VIEW_VOLUME_CLIP_CTRL_DEPTH_CLAMP_NEAR |
321 NVC0_3D_VIEW_VOLUME_CLIP_CTRL_DEPTH_CLAMP_FAR |
322 NVC0_3D_VIEW_VOLUME_CLIP_CTRL_UNK12_UNK2;
323
324 SB_BEGIN_3D(so, VIEW_VOLUME_CLIP_CTRL, 1);
325 SB_DATA (so, reg);
326
327 SB_IMMED_3D(so, DEPTH_CLIP_NEGATIVE_Z, cso->clip_halfz);
328
329 SB_IMMED_3D(so, PIXEL_CENTER_INTEGER, !cso->half_pixel_center);
330
331 if (class_3d >= GM200_3D_CLASS) {
332 if (cso->conservative_raster_mode != PIPE_CONSERVATIVE_RASTER_OFF) {
333 bool post_snap = cso->conservative_raster_mode ==
334 PIPE_CONSERVATIVE_RASTER_POST_SNAP;
335 uint32_t state = cso->subpixel_precision_x;
336 state |= cso->subpixel_precision_y << 4;
337 state |= (uint32_t)(cso->conservative_raster_dilate * 4) << 8;
338 state |= (post_snap || class_3d < GP100_3D_CLASS) ? 1 << 10 : 0;
339 SB_IMMED_3D(so, MACRO_CONSERVATIVE_RASTER_STATE, state);
340 } else {
341 SB_IMMED_3D(so, CONSERVATIVE_RASTER, 0);
342 }
343 }
344
345 assert(so->size <= ARRAY_SIZE(so->state));
346 return (void *)so;
347 }
348
349 static void
350 nvc0_rasterizer_state_bind(struct pipe_context *pipe, void *hwcso)
351 {
352 struct nvc0_context *nvc0 = nvc0_context(pipe);
353
354 nvc0->rast = hwcso;
355 nvc0->dirty_3d |= NVC0_NEW_3D_RASTERIZER;
356 }
357
358 static void
359 nvc0_rasterizer_state_delete(struct pipe_context *pipe, void *hwcso)
360 {
361 FREE(hwcso);
362 }
363
364 static void *
365 nvc0_zsa_state_create(struct pipe_context *pipe,
366 const struct pipe_depth_stencil_alpha_state *cso)
367 {
368 struct nvc0_zsa_stateobj *so = CALLOC_STRUCT(nvc0_zsa_stateobj);
369
370 so->pipe = *cso;
371
372 SB_IMMED_3D(so, DEPTH_TEST_ENABLE, cso->depth.enabled);
373 if (cso->depth.enabled) {
374 SB_IMMED_3D(so, DEPTH_WRITE_ENABLE, cso->depth.writemask);
375 SB_BEGIN_3D(so, DEPTH_TEST_FUNC, 1);
376 SB_DATA (so, nvgl_comparison_op(cso->depth.func));
377 }
378
379 SB_IMMED_3D(so, DEPTH_BOUNDS_EN, cso->depth.bounds_test);
380 if (cso->depth.bounds_test) {
381 SB_BEGIN_3D(so, DEPTH_BOUNDS(0), 2);
382 SB_DATA (so, fui(cso->depth.bounds_min));
383 SB_DATA (so, fui(cso->depth.bounds_max));
384 }
385
386 if (cso->stencil[0].enabled) {
387 SB_BEGIN_3D(so, STENCIL_ENABLE, 5);
388 SB_DATA (so, 1);
389 SB_DATA (so, nvgl_stencil_op(cso->stencil[0].fail_op));
390 SB_DATA (so, nvgl_stencil_op(cso->stencil[0].zfail_op));
391 SB_DATA (so, nvgl_stencil_op(cso->stencil[0].zpass_op));
392 SB_DATA (so, nvgl_comparison_op(cso->stencil[0].func));
393 SB_BEGIN_3D(so, STENCIL_FRONT_FUNC_MASK, 2);
394 SB_DATA (so, cso->stencil[0].valuemask);
395 SB_DATA (so, cso->stencil[0].writemask);
396 } else {
397 SB_IMMED_3D(so, STENCIL_ENABLE, 0);
398 }
399
400 if (cso->stencil[1].enabled) {
401 assert(cso->stencil[0].enabled);
402 SB_BEGIN_3D(so, STENCIL_TWO_SIDE_ENABLE, 5);
403 SB_DATA (so, 1);
404 SB_DATA (so, nvgl_stencil_op(cso->stencil[1].fail_op));
405 SB_DATA (so, nvgl_stencil_op(cso->stencil[1].zfail_op));
406 SB_DATA (so, nvgl_stencil_op(cso->stencil[1].zpass_op));
407 SB_DATA (so, nvgl_comparison_op(cso->stencil[1].func));
408 SB_BEGIN_3D(so, STENCIL_BACK_MASK, 2);
409 SB_DATA (so, cso->stencil[1].writemask);
410 SB_DATA (so, cso->stencil[1].valuemask);
411 } else
412 if (cso->stencil[0].enabled) {
413 SB_IMMED_3D(so, STENCIL_TWO_SIDE_ENABLE, 0);
414 }
415
416 SB_IMMED_3D(so, ALPHA_TEST_ENABLE, cso->alpha.enabled);
417 if (cso->alpha.enabled) {
418 SB_BEGIN_3D(so, ALPHA_TEST_REF, 2);
419 SB_DATA (so, fui(cso->alpha.ref_value));
420 SB_DATA (so, nvgl_comparison_op(cso->alpha.func));
421 }
422
423 assert(so->size <= ARRAY_SIZE(so->state));
424 return (void *)so;
425 }
426
427 static void
428 nvc0_zsa_state_bind(struct pipe_context *pipe, void *hwcso)
429 {
430 struct nvc0_context *nvc0 = nvc0_context(pipe);
431
432 nvc0->zsa = hwcso;
433 nvc0->dirty_3d |= NVC0_NEW_3D_ZSA;
434 }
435
436 static void
437 nvc0_zsa_state_delete(struct pipe_context *pipe, void *hwcso)
438 {
439 FREE(hwcso);
440 }
441
442 /* ====================== SAMPLERS AND TEXTURES ================================
443 */
444
445 #define NV50_TSC_WRAP_CASE(n) \
446 case PIPE_TEX_WRAP_##n: return NV50_TSC_WRAP_##n
447
448 static void
449 nvc0_sampler_state_delete(struct pipe_context *pipe, void *hwcso)
450 {
451 unsigned s, i;
452
453 for (s = 0; s < 6; ++s)
454 for (i = 0; i < nvc0_context(pipe)->num_samplers[s]; ++i)
455 if (nvc0_context(pipe)->samplers[s][i] == hwcso)
456 nvc0_context(pipe)->samplers[s][i] = NULL;
457
458 nvc0_screen_tsc_free(nvc0_context(pipe)->screen, nv50_tsc_entry(hwcso));
459
460 FREE(hwcso);
461 }
462
463 static inline void
464 nvc0_stage_sampler_states_bind(struct nvc0_context *nvc0,
465 unsigned s,
466 unsigned nr, void **hwcso)
467 {
468 unsigned highest_found = 0;
469 unsigned i;
470
471 for (i = 0; i < nr; ++i) {
472 struct nv50_tsc_entry *old = nvc0->samplers[s][i];
473
474 if (hwcso[i])
475 highest_found = i;
476
477 if (hwcso[i] == old)
478 continue;
479 nvc0->samplers_dirty[s] |= 1 << i;
480
481 nvc0->samplers[s][i] = nv50_tsc_entry(hwcso[i]);
482 if (old)
483 nvc0_screen_tsc_unlock(nvc0->screen, old);
484 }
485 if (nr >= nvc0->num_samplers[s])
486 nvc0->num_samplers[s] = highest_found + 1;
487 }
488
489 static void
490 nvc0_bind_sampler_states(struct pipe_context *pipe,
491 enum pipe_shader_type shader,
492 unsigned start, unsigned nr, void **samplers)
493 {
494 const unsigned s = nvc0_shader_stage(shader);
495
496 assert(start == 0);
497 nvc0_stage_sampler_states_bind(nvc0_context(pipe), s, nr, samplers);
498
499 if (s == 5)
500 nvc0_context(pipe)->dirty_cp |= NVC0_NEW_CP_SAMPLERS;
501 else
502 nvc0_context(pipe)->dirty_3d |= NVC0_NEW_3D_SAMPLERS;
503 }
504
505
506 /* NOTE: only called when not referenced anywhere, won't be bound */
507 static void
508 nvc0_sampler_view_destroy(struct pipe_context *pipe,
509 struct pipe_sampler_view *view)
510 {
511 pipe_resource_reference(&view->texture, NULL);
512
513 nvc0_screen_tic_free(nvc0_context(pipe)->screen, nv50_tic_entry(view));
514
515 FREE(nv50_tic_entry(view));
516 }
517
518 static inline void
519 nvc0_stage_set_sampler_views(struct nvc0_context *nvc0, int s,
520 unsigned nr,
521 struct pipe_sampler_view **views)
522 {
523 unsigned i;
524
525 for (i = 0; i < nr; ++i) {
526 struct nv50_tic_entry *old = nv50_tic_entry(nvc0->textures[s][i]);
527
528 if (views[i] == nvc0->textures[s][i])
529 continue;
530 nvc0->textures_dirty[s] |= 1 << i;
531
532 if (views[i] && views[i]->texture) {
533 struct pipe_resource *res = views[i]->texture;
534 if (res->target == PIPE_BUFFER &&
535 (res->flags & PIPE_RESOURCE_FLAG_MAP_COHERENT))
536 nvc0->textures_coherent[s] |= 1 << i;
537 else
538 nvc0->textures_coherent[s] &= ~(1 << i);
539 } else {
540 nvc0->textures_coherent[s] &= ~(1 << i);
541 }
542
543 if (old) {
544 if (s == 5)
545 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_TEX(i));
546 else
547 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_TEX(s, i));
548 nvc0_screen_tic_unlock(nvc0->screen, old);
549 }
550
551 pipe_sampler_view_reference(&nvc0->textures[s][i], views[i]);
552 }
553
554 for (i = nr; i < nvc0->num_textures[s]; ++i) {
555 struct nv50_tic_entry *old = nv50_tic_entry(nvc0->textures[s][i]);
556 if (old) {
557 if (s == 5)
558 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_TEX(i));
559 else
560 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_TEX(s, i));
561 nvc0_screen_tic_unlock(nvc0->screen, old);
562 pipe_sampler_view_reference(&nvc0->textures[s][i], NULL);
563 }
564 }
565
566 nvc0->num_textures[s] = nr;
567 }
568
569 static void
570 nvc0_set_sampler_views(struct pipe_context *pipe, enum pipe_shader_type shader,
571 unsigned start, unsigned nr,
572 struct pipe_sampler_view **views)
573 {
574 const unsigned s = nvc0_shader_stage(shader);
575
576 assert(start == 0);
577 nvc0_stage_set_sampler_views(nvc0_context(pipe), s, nr, views);
578
579 if (s == 5)
580 nvc0_context(pipe)->dirty_cp |= NVC0_NEW_CP_TEXTURES;
581 else
582 nvc0_context(pipe)->dirty_3d |= NVC0_NEW_3D_TEXTURES;
583 }
584
585 /* ============================= SHADERS =======================================
586 */
587
588 static void *
589 nvc0_sp_state_create(struct pipe_context *pipe,
590 const struct pipe_shader_state *cso, unsigned type)
591 {
592 struct nvc0_program *prog;
593
594 prog = CALLOC_STRUCT(nvc0_program);
595 if (!prog)
596 return NULL;
597
598 prog->type = type;
599 prog->pipe.type = cso->type;
600
601 switch(cso->type) {
602 case PIPE_SHADER_IR_TGSI:
603 prog->pipe.tokens = tgsi_dup_tokens(cso->tokens);
604 break;
605 case PIPE_SHADER_IR_NIR:
606 prog->pipe.ir.nir = cso->ir.nir;
607 break;
608 default:
609 assert(!"unsupported IR!");
610 return NULL;
611 }
612
613 if (cso->stream_output.num_outputs)
614 prog->pipe.stream_output = cso->stream_output;
615
616 prog->translated = nvc0_program_translate(
617 prog, nvc0_context(pipe)->screen->base.device->chipset,
618 &nouveau_context(pipe)->debug);
619
620 return (void *)prog;
621 }
622
623 static void
624 nvc0_sp_state_delete(struct pipe_context *pipe, void *hwcso)
625 {
626 struct nvc0_program *prog = (struct nvc0_program *)hwcso;
627
628 nvc0_program_destroy(nvc0_context(pipe), prog);
629
630 if (prog->pipe.type == PIPE_SHADER_IR_TGSI)
631 FREE((void *)prog->pipe.tokens);
632 else if (prog->pipe.type == PIPE_SHADER_IR_NIR)
633 ralloc_free(prog->pipe.ir.nir);
634 FREE(prog);
635 }
636
637 static void *
638 nvc0_vp_state_create(struct pipe_context *pipe,
639 const struct pipe_shader_state *cso)
640 {
641 return nvc0_sp_state_create(pipe, cso, PIPE_SHADER_VERTEX);
642 }
643
644 static void
645 nvc0_vp_state_bind(struct pipe_context *pipe, void *hwcso)
646 {
647 struct nvc0_context *nvc0 = nvc0_context(pipe);
648
649 nvc0->vertprog = hwcso;
650 nvc0->dirty_3d |= NVC0_NEW_3D_VERTPROG;
651 }
652
653 static void *
654 nvc0_fp_state_create(struct pipe_context *pipe,
655 const struct pipe_shader_state *cso)
656 {
657 return nvc0_sp_state_create(pipe, cso, PIPE_SHADER_FRAGMENT);
658 }
659
660 static void
661 nvc0_fp_state_bind(struct pipe_context *pipe, void *hwcso)
662 {
663 struct nvc0_context *nvc0 = nvc0_context(pipe);
664
665 nvc0->fragprog = hwcso;
666 nvc0->dirty_3d |= NVC0_NEW_3D_FRAGPROG;
667 }
668
669 static void *
670 nvc0_gp_state_create(struct pipe_context *pipe,
671 const struct pipe_shader_state *cso)
672 {
673 return nvc0_sp_state_create(pipe, cso, PIPE_SHADER_GEOMETRY);
674 }
675
676 static void
677 nvc0_gp_state_bind(struct pipe_context *pipe, void *hwcso)
678 {
679 struct nvc0_context *nvc0 = nvc0_context(pipe);
680
681 nvc0->gmtyprog = hwcso;
682 nvc0->dirty_3d |= NVC0_NEW_3D_GMTYPROG;
683 }
684
685 static void *
686 nvc0_tcp_state_create(struct pipe_context *pipe,
687 const struct pipe_shader_state *cso)
688 {
689 return nvc0_sp_state_create(pipe, cso, PIPE_SHADER_TESS_CTRL);
690 }
691
692 static void
693 nvc0_tcp_state_bind(struct pipe_context *pipe, void *hwcso)
694 {
695 struct nvc0_context *nvc0 = nvc0_context(pipe);
696
697 nvc0->tctlprog = hwcso;
698 nvc0->dirty_3d |= NVC0_NEW_3D_TCTLPROG;
699 }
700
701 static void *
702 nvc0_tep_state_create(struct pipe_context *pipe,
703 const struct pipe_shader_state *cso)
704 {
705 return nvc0_sp_state_create(pipe, cso, PIPE_SHADER_TESS_EVAL);
706 }
707
708 static void
709 nvc0_tep_state_bind(struct pipe_context *pipe, void *hwcso)
710 {
711 struct nvc0_context *nvc0 = nvc0_context(pipe);
712
713 nvc0->tevlprog = hwcso;
714 nvc0->dirty_3d |= NVC0_NEW_3D_TEVLPROG;
715 }
716
717 static void *
718 nvc0_cp_state_create(struct pipe_context *pipe,
719 const struct pipe_compute_state *cso)
720 {
721 struct nvc0_program *prog;
722
723 prog = CALLOC_STRUCT(nvc0_program);
724 if (!prog)
725 return NULL;
726 prog->type = PIPE_SHADER_COMPUTE;
727 prog->pipe.type = cso->ir_type;
728
729 prog->cp.smem_size = cso->req_local_mem;
730 prog->cp.lmem_size = cso->req_private_mem;
731 prog->parm_size = cso->req_input_mem;
732
733 switch(cso->ir_type) {
734 case PIPE_SHADER_IR_TGSI:
735 prog->pipe.tokens = tgsi_dup_tokens((const struct tgsi_token *)cso->prog);
736 break;
737 case PIPE_SHADER_IR_NIR:
738 prog->pipe.ir.nir = (nir_shader *)cso->prog;
739 break;
740 default:
741 assert(!"unsupported IR!");
742 return NULL;
743 }
744
745 prog->translated = nvc0_program_translate(
746 prog, nvc0_context(pipe)->screen->base.device->chipset,
747 &nouveau_context(pipe)->debug);
748
749 return (void *)prog;
750 }
751
752 static void
753 nvc0_cp_state_bind(struct pipe_context *pipe, void *hwcso)
754 {
755 struct nvc0_context *nvc0 = nvc0_context(pipe);
756
757 nvc0->compprog = hwcso;
758 nvc0->dirty_cp |= NVC0_NEW_CP_PROGRAM;
759 }
760
761 static void
762 nvc0_set_constant_buffer(struct pipe_context *pipe,
763 enum pipe_shader_type shader, uint index,
764 const struct pipe_constant_buffer *cb)
765 {
766 struct nvc0_context *nvc0 = nvc0_context(pipe);
767 struct pipe_resource *res = cb ? cb->buffer : NULL;
768 const unsigned s = nvc0_shader_stage(shader);
769 const unsigned i = index;
770
771 if (unlikely(shader == PIPE_SHADER_COMPUTE)) {
772 if (nvc0->constbuf[s][i].user)
773 nvc0->constbuf[s][i].u.buf = NULL;
774 else
775 if (nvc0->constbuf[s][i].u.buf)
776 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_CB(i));
777
778 nvc0->dirty_cp |= NVC0_NEW_CP_CONSTBUF;
779 } else {
780 if (nvc0->constbuf[s][i].user)
781 nvc0->constbuf[s][i].u.buf = NULL;
782 else
783 if (nvc0->constbuf[s][i].u.buf)
784 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_CB(s, i));
785
786 nvc0->dirty_3d |= NVC0_NEW_3D_CONSTBUF;
787 }
788 nvc0->constbuf_dirty[s] |= 1 << i;
789
790 if (nvc0->constbuf[s][i].u.buf)
791 nv04_resource(nvc0->constbuf[s][i].u.buf)->cb_bindings[s] &= ~(1 << i);
792 pipe_resource_reference(&nvc0->constbuf[s][i].u.buf, res);
793
794 nvc0->constbuf[s][i].user = (cb && cb->user_buffer) ? true : false;
795 if (nvc0->constbuf[s][i].user) {
796 nvc0->constbuf[s][i].u.data = cb->user_buffer;
797 nvc0->constbuf[s][i].size = MIN2(cb->buffer_size, 0x10000);
798 nvc0->constbuf_valid[s] |= 1 << i;
799 nvc0->constbuf_coherent[s] &= ~(1 << i);
800 } else
801 if (cb) {
802 nvc0->constbuf[s][i].offset = cb->buffer_offset;
803 nvc0->constbuf[s][i].size = MIN2(align(cb->buffer_size, 0x100), 0x10000);
804 nvc0->constbuf_valid[s] |= 1 << i;
805 if (res && res->flags & PIPE_RESOURCE_FLAG_MAP_COHERENT)
806 nvc0->constbuf_coherent[s] |= 1 << i;
807 else
808 nvc0->constbuf_coherent[s] &= ~(1 << i);
809 }
810 else {
811 nvc0->constbuf_valid[s] &= ~(1 << i);
812 nvc0->constbuf_coherent[s] &= ~(1 << i);
813 }
814 }
815
816 /* =============================================================================
817 */
818
819 static void
820 nvc0_set_blend_color(struct pipe_context *pipe,
821 const struct pipe_blend_color *bcol)
822 {
823 struct nvc0_context *nvc0 = nvc0_context(pipe);
824
825 nvc0->blend_colour = *bcol;
826 nvc0->dirty_3d |= NVC0_NEW_3D_BLEND_COLOUR;
827 }
828
829 static void
830 nvc0_set_stencil_ref(struct pipe_context *pipe,
831 const struct pipe_stencil_ref *sr)
832 {
833 struct nvc0_context *nvc0 = nvc0_context(pipe);
834
835 nvc0->stencil_ref = *sr;
836 nvc0->dirty_3d |= NVC0_NEW_3D_STENCIL_REF;
837 }
838
839 static void
840 nvc0_set_clip_state(struct pipe_context *pipe,
841 const struct pipe_clip_state *clip)
842 {
843 struct nvc0_context *nvc0 = nvc0_context(pipe);
844
845 memcpy(nvc0->clip.ucp, clip->ucp, sizeof(clip->ucp));
846
847 nvc0->dirty_3d |= NVC0_NEW_3D_CLIP;
848 }
849
850 static void
851 nvc0_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
852 {
853 struct nvc0_context *nvc0 = nvc0_context(pipe);
854
855 nvc0->sample_mask = sample_mask;
856 nvc0->dirty_3d |= NVC0_NEW_3D_SAMPLE_MASK;
857 }
858
859 static void
860 nvc0_set_min_samples(struct pipe_context *pipe, unsigned min_samples)
861 {
862 struct nvc0_context *nvc0 = nvc0_context(pipe);
863
864 if (nvc0->min_samples != min_samples) {
865 nvc0->min_samples = min_samples;
866 nvc0->dirty_3d |= NVC0_NEW_3D_MIN_SAMPLES;
867 }
868 }
869
870 static void
871 nvc0_set_framebuffer_state(struct pipe_context *pipe,
872 const struct pipe_framebuffer_state *fb)
873 {
874 struct nvc0_context *nvc0 = nvc0_context(pipe);
875
876 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_FB);
877
878 util_copy_framebuffer_state(&nvc0->framebuffer, fb);
879
880 nvc0->dirty_3d |= NVC0_NEW_3D_FRAMEBUFFER | NVC0_NEW_3D_SAMPLE_LOCATIONS |
881 NVC0_NEW_3D_TEXTURES;
882 nvc0->dirty_cp |= NVC0_NEW_CP_TEXTURES;
883 }
884
885 static void
886 nvc0_set_sample_locations(struct pipe_context *pipe,
887 size_t size, const uint8_t *locations)
888 {
889 struct nvc0_context *nvc0 = nvc0_context(pipe);
890
891 nvc0->sample_locations_enabled = size && locations;
892 if (size > sizeof(nvc0->sample_locations))
893 size = sizeof(nvc0->sample_locations);
894 memcpy(nvc0->sample_locations, locations, size);
895
896 nvc0->dirty_3d |= NVC0_NEW_3D_SAMPLE_LOCATIONS;
897 }
898
899 static void
900 nvc0_set_polygon_stipple(struct pipe_context *pipe,
901 const struct pipe_poly_stipple *stipple)
902 {
903 struct nvc0_context *nvc0 = nvc0_context(pipe);
904
905 nvc0->stipple = *stipple;
906 nvc0->dirty_3d |= NVC0_NEW_3D_STIPPLE;
907 }
908
909 static void
910 nvc0_set_scissor_states(struct pipe_context *pipe,
911 unsigned start_slot,
912 unsigned num_scissors,
913 const struct pipe_scissor_state *scissor)
914 {
915 struct nvc0_context *nvc0 = nvc0_context(pipe);
916 int i;
917
918 assert(start_slot + num_scissors <= NVC0_MAX_VIEWPORTS);
919 for (i = 0; i < num_scissors; i++) {
920 if (!memcmp(&nvc0->scissors[start_slot + i], &scissor[i], sizeof(*scissor)))
921 continue;
922 nvc0->scissors[start_slot + i] = scissor[i];
923 nvc0->scissors_dirty |= 1 << (start_slot + i);
924 nvc0->dirty_3d |= NVC0_NEW_3D_SCISSOR;
925 }
926 }
927
928 static void
929 nvc0_set_viewport_states(struct pipe_context *pipe,
930 unsigned start_slot,
931 unsigned num_viewports,
932 const struct pipe_viewport_state *vpt)
933 {
934 struct nvc0_context *nvc0 = nvc0_context(pipe);
935 int i;
936
937 assert(start_slot + num_viewports <= NVC0_MAX_VIEWPORTS);
938 for (i = 0; i < num_viewports; i++) {
939 if (!memcmp(&nvc0->viewports[start_slot + i], &vpt[i], sizeof(*vpt)))
940 continue;
941 nvc0->viewports[start_slot + i] = vpt[i];
942 nvc0->viewports_dirty |= 1 << (start_slot + i);
943 nvc0->dirty_3d |= NVC0_NEW_3D_VIEWPORT;
944 }
945
946 }
947
948 static void
949 nvc0_set_window_rectangles(struct pipe_context *pipe,
950 boolean include,
951 unsigned num_rectangles,
952 const struct pipe_scissor_state *rectangles)
953 {
954 struct nvc0_context *nvc0 = nvc0_context(pipe);
955
956 nvc0->window_rect.inclusive = include;
957 nvc0->window_rect.rects = MIN2(num_rectangles, NVC0_MAX_WINDOW_RECTANGLES);
958 memcpy(nvc0->window_rect.rect, rectangles,
959 sizeof(struct pipe_scissor_state) * nvc0->window_rect.rects);
960
961 nvc0->dirty_3d |= NVC0_NEW_3D_WINDOW_RECTS;
962 }
963
964 static void
965 nvc0_set_tess_state(struct pipe_context *pipe,
966 const float default_tess_outer[4],
967 const float default_tess_inner[2])
968 {
969 struct nvc0_context *nvc0 = nvc0_context(pipe);
970
971 memcpy(nvc0->default_tess_outer, default_tess_outer, 4 * sizeof(float));
972 memcpy(nvc0->default_tess_inner, default_tess_inner, 2 * sizeof(float));
973 nvc0->dirty_3d |= NVC0_NEW_3D_TESSFACTOR;
974 }
975
976 static void
977 nvc0_set_vertex_buffers(struct pipe_context *pipe,
978 unsigned start_slot, unsigned count,
979 const struct pipe_vertex_buffer *vb)
980 {
981 struct nvc0_context *nvc0 = nvc0_context(pipe);
982 unsigned i;
983
984 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_VTX);
985 nvc0->dirty_3d |= NVC0_NEW_3D_ARRAYS;
986
987 util_set_vertex_buffers_count(nvc0->vtxbuf, &nvc0->num_vtxbufs, vb,
988 start_slot, count);
989
990 if (!vb) {
991 nvc0->vbo_user &= ~(((1ull << count) - 1) << start_slot);
992 nvc0->constant_vbos &= ~(((1ull << count) - 1) << start_slot);
993 nvc0->vtxbufs_coherent &= ~(((1ull << count) - 1) << start_slot);
994 return;
995 }
996
997 for (i = 0; i < count; ++i) {
998 unsigned dst_index = start_slot + i;
999
1000 if (vb[i].is_user_buffer) {
1001 nvc0->vbo_user |= 1 << dst_index;
1002 if (!vb[i].stride && nvc0->screen->eng3d->oclass < GM107_3D_CLASS)
1003 nvc0->constant_vbos |= 1 << dst_index;
1004 else
1005 nvc0->constant_vbos &= ~(1 << dst_index);
1006 nvc0->vtxbufs_coherent &= ~(1 << dst_index);
1007 } else {
1008 nvc0->vbo_user &= ~(1 << dst_index);
1009 nvc0->constant_vbos &= ~(1 << dst_index);
1010
1011 if (vb[i].buffer.resource &&
1012 vb[i].buffer.resource->flags & PIPE_RESOURCE_FLAG_MAP_COHERENT)
1013 nvc0->vtxbufs_coherent |= (1 << dst_index);
1014 else
1015 nvc0->vtxbufs_coherent &= ~(1 << dst_index);
1016 }
1017 }
1018 }
1019
1020 static void
1021 nvc0_vertex_state_bind(struct pipe_context *pipe, void *hwcso)
1022 {
1023 struct nvc0_context *nvc0 = nvc0_context(pipe);
1024
1025 nvc0->vertex = hwcso;
1026 nvc0->dirty_3d |= NVC0_NEW_3D_VERTEX;
1027 }
1028
1029 static struct pipe_stream_output_target *
1030 nvc0_so_target_create(struct pipe_context *pipe,
1031 struct pipe_resource *res,
1032 unsigned offset, unsigned size)
1033 {
1034 struct nv04_resource *buf = (struct nv04_resource *)res;
1035 struct nvc0_so_target *targ = MALLOC_STRUCT(nvc0_so_target);
1036 if (!targ)
1037 return NULL;
1038
1039 targ->pq = pipe->create_query(pipe, NVC0_HW_QUERY_TFB_BUFFER_OFFSET, 0);
1040 if (!targ->pq) {
1041 FREE(targ);
1042 return NULL;
1043 }
1044 targ->clean = true;
1045
1046 targ->pipe.buffer_size = size;
1047 targ->pipe.buffer_offset = offset;
1048 targ->pipe.context = pipe;
1049 targ->pipe.buffer = NULL;
1050 pipe_resource_reference(&targ->pipe.buffer, res);
1051 pipe_reference_init(&targ->pipe.reference, 1);
1052
1053 assert(buf->base.target == PIPE_BUFFER);
1054 util_range_add(&buf->valid_buffer_range, offset, offset + size);
1055
1056 return &targ->pipe;
1057 }
1058
1059 static void
1060 nvc0_so_target_save_offset(struct pipe_context *pipe,
1061 struct pipe_stream_output_target *ptarg,
1062 unsigned index, bool *serialize)
1063 {
1064 struct nvc0_so_target *targ = nvc0_so_target(ptarg);
1065
1066 if (*serialize) {
1067 *serialize = false;
1068 PUSH_SPACE(nvc0_context(pipe)->base.pushbuf, 1);
1069 IMMED_NVC0(nvc0_context(pipe)->base.pushbuf, NVC0_3D(SERIALIZE), 0);
1070
1071 NOUVEAU_DRV_STAT(nouveau_screen(pipe->screen), gpu_serialize_count, 1);
1072 }
1073
1074 nvc0_query(targ->pq)->index = index;
1075 pipe->end_query(pipe, targ->pq);
1076 }
1077
1078 static void
1079 nvc0_so_target_destroy(struct pipe_context *pipe,
1080 struct pipe_stream_output_target *ptarg)
1081 {
1082 struct nvc0_so_target *targ = nvc0_so_target(ptarg);
1083 pipe->destroy_query(pipe, targ->pq);
1084 pipe_resource_reference(&targ->pipe.buffer, NULL);
1085 FREE(targ);
1086 }
1087
1088 static void
1089 nvc0_set_transform_feedback_targets(struct pipe_context *pipe,
1090 unsigned num_targets,
1091 struct pipe_stream_output_target **targets,
1092 const unsigned *offsets)
1093 {
1094 struct nvc0_context *nvc0 = nvc0_context(pipe);
1095 unsigned i;
1096 bool serialize = true;
1097
1098 assert(num_targets <= 4);
1099
1100 for (i = 0; i < num_targets; ++i) {
1101 const bool changed = nvc0->tfbbuf[i] != targets[i];
1102 const bool append = (offsets[i] == ((unsigned)-1));
1103 if (!changed && append)
1104 continue;
1105 nvc0->tfbbuf_dirty |= 1 << i;
1106
1107 if (nvc0->tfbbuf[i] && changed)
1108 nvc0_so_target_save_offset(pipe, nvc0->tfbbuf[i], i, &serialize);
1109
1110 if (targets[i] && !append)
1111 nvc0_so_target(targets[i])->clean = true;
1112
1113 pipe_so_target_reference(&nvc0->tfbbuf[i], targets[i]);
1114 }
1115 for (; i < nvc0->num_tfbbufs; ++i) {
1116 if (nvc0->tfbbuf[i]) {
1117 nvc0->tfbbuf_dirty |= 1 << i;
1118 nvc0_so_target_save_offset(pipe, nvc0->tfbbuf[i], i, &serialize);
1119 pipe_so_target_reference(&nvc0->tfbbuf[i], NULL);
1120 }
1121 }
1122 nvc0->num_tfbbufs = num_targets;
1123
1124 if (nvc0->tfbbuf_dirty) {
1125 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_TFB);
1126 nvc0->dirty_3d |= NVC0_NEW_3D_TFB_TARGETS;
1127 }
1128 }
1129
1130 static void
1131 nvc0_bind_surfaces_range(struct nvc0_context *nvc0, const unsigned t,
1132 unsigned start, unsigned nr,
1133 struct pipe_surface **psurfaces)
1134 {
1135 const unsigned end = start + nr;
1136 const unsigned mask = ((1 << nr) - 1) << start;
1137 unsigned i;
1138
1139 if (psurfaces) {
1140 for (i = start; i < end; ++i) {
1141 const unsigned p = i - start;
1142 if (psurfaces[p])
1143 nvc0->surfaces_valid[t] |= (1 << i);
1144 else
1145 nvc0->surfaces_valid[t] &= ~(1 << i);
1146 pipe_surface_reference(&nvc0->surfaces[t][i], psurfaces[p]);
1147 }
1148 } else {
1149 for (i = start; i < end; ++i)
1150 pipe_surface_reference(&nvc0->surfaces[t][i], NULL);
1151 nvc0->surfaces_valid[t] &= ~mask;
1152 }
1153 nvc0->surfaces_dirty[t] |= mask;
1154
1155 if (t == 0)
1156 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_SUF);
1157 else
1158 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_SUF);
1159 }
1160
1161 static void
1162 nvc0_set_compute_resources(struct pipe_context *pipe,
1163 unsigned start, unsigned nr,
1164 struct pipe_surface **resources)
1165 {
1166 nvc0_bind_surfaces_range(nvc0_context(pipe), 1, start, nr, resources);
1167
1168 nvc0_context(pipe)->dirty_cp |= NVC0_NEW_CP_SURFACES;
1169 }
1170
1171 static bool
1172 nvc0_bind_images_range(struct nvc0_context *nvc0, const unsigned s,
1173 unsigned start, unsigned nr,
1174 const struct pipe_image_view *pimages)
1175 {
1176 const unsigned end = start + nr;
1177 unsigned mask = 0;
1178 unsigned i;
1179
1180 assert(s < 6);
1181
1182 if (pimages) {
1183 for (i = start; i < end; ++i) {
1184 struct pipe_image_view *img = &nvc0->images[s][i];
1185 const unsigned p = i - start;
1186
1187 if (img->resource == pimages[p].resource &&
1188 img->format == pimages[p].format &&
1189 img->access == pimages[p].access) {
1190 if (img->resource == NULL)
1191 continue;
1192 if (img->resource->target == PIPE_BUFFER &&
1193 img->u.buf.offset == pimages[p].u.buf.offset &&
1194 img->u.buf.size == pimages[p].u.buf.size)
1195 continue;
1196 if (img->resource->target != PIPE_BUFFER &&
1197 img->u.tex.first_layer == pimages[p].u.tex.first_layer &&
1198 img->u.tex.last_layer == pimages[p].u.tex.last_layer &&
1199 img->u.tex.level == pimages[p].u.tex.level)
1200 continue;
1201 }
1202
1203 mask |= (1 << i);
1204 if (pimages[p].resource)
1205 nvc0->images_valid[s] |= (1 << i);
1206 else
1207 nvc0->images_valid[s] &= ~(1 << i);
1208
1209 img->format = pimages[p].format;
1210 img->access = pimages[p].access;
1211 if (pimages[p].resource && pimages[p].resource->target == PIPE_BUFFER)
1212 img->u.buf = pimages[p].u.buf;
1213 else
1214 img->u.tex = pimages[p].u.tex;
1215
1216 pipe_resource_reference(
1217 &img->resource, pimages[p].resource);
1218
1219 if (nvc0->screen->base.class_3d >= GM107_3D_CLASS) {
1220 if (nvc0->images_tic[s][i]) {
1221 struct nv50_tic_entry *old =
1222 nv50_tic_entry(nvc0->images_tic[s][i]);
1223 nvc0_screen_tic_unlock(nvc0->screen, old);
1224 pipe_sampler_view_reference(&nvc0->images_tic[s][i], NULL);
1225 }
1226
1227 nvc0->images_tic[s][i] =
1228 gm107_create_texture_view_from_image(&nvc0->base.pipe,
1229 &pimages[p]);
1230 }
1231 }
1232 if (!mask)
1233 return false;
1234 } else {
1235 mask = ((1 << nr) - 1) << start;
1236 if (!(nvc0->images_valid[s] & mask))
1237 return false;
1238 for (i = start; i < end; ++i) {
1239 pipe_resource_reference(&nvc0->images[s][i].resource, NULL);
1240 if (nvc0->screen->base.class_3d >= GM107_3D_CLASS) {
1241 struct nv50_tic_entry *old = nv50_tic_entry(nvc0->images_tic[s][i]);
1242 if (old) {
1243 nvc0_screen_tic_unlock(nvc0->screen, old);
1244 pipe_sampler_view_reference(&nvc0->images_tic[s][i], NULL);
1245 }
1246 }
1247 }
1248 nvc0->images_valid[s] &= ~mask;
1249 }
1250 nvc0->images_dirty[s] |= mask;
1251
1252 if (s == 5)
1253 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_SUF);
1254 else
1255 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_SUF);
1256
1257 return true;
1258 }
1259
1260 static void
1261 nvc0_set_shader_images(struct pipe_context *pipe,
1262 enum pipe_shader_type shader,
1263 unsigned start, unsigned nr,
1264 const struct pipe_image_view *images)
1265 {
1266 const unsigned s = nvc0_shader_stage(shader);
1267 if (!nvc0_bind_images_range(nvc0_context(pipe), s, start, nr, images))
1268 return;
1269
1270 if (s == 5)
1271 nvc0_context(pipe)->dirty_cp |= NVC0_NEW_CP_SURFACES;
1272 else
1273 nvc0_context(pipe)->dirty_3d |= NVC0_NEW_3D_SURFACES;
1274 }
1275
1276 static bool
1277 nvc0_bind_buffers_range(struct nvc0_context *nvc0, const unsigned t,
1278 unsigned start, unsigned nr,
1279 const struct pipe_shader_buffer *pbuffers)
1280 {
1281 const unsigned end = start + nr;
1282 unsigned mask = 0;
1283 unsigned i;
1284
1285 assert(t < 6);
1286
1287 if (pbuffers) {
1288 for (i = start; i < end; ++i) {
1289 struct pipe_shader_buffer *buf = &nvc0->buffers[t][i];
1290 const unsigned p = i - start;
1291 if (buf->buffer == pbuffers[p].buffer &&
1292 buf->buffer_offset == pbuffers[p].buffer_offset &&
1293 buf->buffer_size == pbuffers[p].buffer_size)
1294 continue;
1295
1296 mask |= (1 << i);
1297 if (pbuffers[p].buffer)
1298 nvc0->buffers_valid[t] |= (1 << i);
1299 else
1300 nvc0->buffers_valid[t] &= ~(1 << i);
1301 buf->buffer_offset = pbuffers[p].buffer_offset;
1302 buf->buffer_size = pbuffers[p].buffer_size;
1303 pipe_resource_reference(&buf->buffer, pbuffers[p].buffer);
1304 }
1305 if (!mask)
1306 return false;
1307 } else {
1308 mask = ((1 << nr) - 1) << start;
1309 if (!(nvc0->buffers_valid[t] & mask))
1310 return false;
1311 for (i = start; i < end; ++i)
1312 pipe_resource_reference(&nvc0->buffers[t][i].buffer, NULL);
1313 nvc0->buffers_valid[t] &= ~mask;
1314 }
1315 nvc0->buffers_dirty[t] |= mask;
1316
1317 if (t == 5)
1318 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_BUF);
1319 else
1320 nouveau_bufctx_reset(nvc0->bufctx_3d, NVC0_BIND_3D_BUF);
1321
1322 return true;
1323 }
1324
1325 static void
1326 nvc0_set_shader_buffers(struct pipe_context *pipe,
1327 enum pipe_shader_type shader,
1328 unsigned start, unsigned nr,
1329 const struct pipe_shader_buffer *buffers,
1330 unsigned writable_bitmask)
1331 {
1332 const unsigned s = nvc0_shader_stage(shader);
1333 if (!nvc0_bind_buffers_range(nvc0_context(pipe), s, start, nr, buffers))
1334 return;
1335
1336 if (s == 5)
1337 nvc0_context(pipe)->dirty_cp |= NVC0_NEW_CP_BUFFERS;
1338 else
1339 nvc0_context(pipe)->dirty_3d |= NVC0_NEW_3D_BUFFERS;
1340 }
1341
1342 static inline void
1343 nvc0_set_global_handle(uint32_t *phandle, struct pipe_resource *res)
1344 {
1345 struct nv04_resource *buf = nv04_resource(res);
1346 if (buf) {
1347 uint64_t limit = (buf->address + buf->base.width0) - 1;
1348 if (limit < (1ULL << 32)) {
1349 *phandle = (uint32_t)buf->address;
1350 } else {
1351 NOUVEAU_ERR("Cannot map into TGSI_RESOURCE_GLOBAL: "
1352 "resource not contained within 32-bit address space !\n");
1353 *phandle = 0;
1354 }
1355 } else {
1356 *phandle = 0;
1357 }
1358 }
1359
1360 static void
1361 nvc0_set_global_bindings(struct pipe_context *pipe,
1362 unsigned start, unsigned nr,
1363 struct pipe_resource **resources,
1364 uint32_t **handles)
1365 {
1366 struct nvc0_context *nvc0 = nvc0_context(pipe);
1367 struct pipe_resource **ptr;
1368 unsigned i;
1369 const unsigned end = start + nr;
1370
1371 if (nvc0->global_residents.size <= (end * sizeof(struct pipe_resource *))) {
1372 const unsigned old_size = nvc0->global_residents.size;
1373 util_dynarray_resize(&nvc0->global_residents, struct pipe_resource *, end);
1374 memset((uint8_t *)nvc0->global_residents.data + old_size, 0,
1375 nvc0->global_residents.size - old_size);
1376 }
1377
1378 if (resources) {
1379 ptr = util_dynarray_element(
1380 &nvc0->global_residents, struct pipe_resource *, start);
1381 for (i = 0; i < nr; ++i) {
1382 pipe_resource_reference(&ptr[i], resources[i]);
1383 nvc0_set_global_handle(handles[i], resources[i]);
1384 }
1385 } else {
1386 ptr = util_dynarray_element(
1387 &nvc0->global_residents, struct pipe_resource *, start);
1388 for (i = 0; i < nr; ++i)
1389 pipe_resource_reference(&ptr[i], NULL);
1390 }
1391
1392 nouveau_bufctx_reset(nvc0->bufctx_cp, NVC0_BIND_CP_GLOBAL);
1393
1394 nvc0->dirty_cp |= NVC0_NEW_CP_GLOBALS;
1395 }
1396
1397 void
1398 nvc0_init_state_functions(struct nvc0_context *nvc0)
1399 {
1400 struct pipe_context *pipe = &nvc0->base.pipe;
1401
1402 pipe->create_blend_state = nvc0_blend_state_create;
1403 pipe->bind_blend_state = nvc0_blend_state_bind;
1404 pipe->delete_blend_state = nvc0_blend_state_delete;
1405
1406 pipe->create_rasterizer_state = nvc0_rasterizer_state_create;
1407 pipe->bind_rasterizer_state = nvc0_rasterizer_state_bind;
1408 pipe->delete_rasterizer_state = nvc0_rasterizer_state_delete;
1409
1410 pipe->create_depth_stencil_alpha_state = nvc0_zsa_state_create;
1411 pipe->bind_depth_stencil_alpha_state = nvc0_zsa_state_bind;
1412 pipe->delete_depth_stencil_alpha_state = nvc0_zsa_state_delete;
1413
1414 pipe->create_sampler_state = nv50_sampler_state_create;
1415 pipe->delete_sampler_state = nvc0_sampler_state_delete;
1416 pipe->bind_sampler_states = nvc0_bind_sampler_states;
1417
1418 pipe->create_sampler_view = nvc0_create_sampler_view;
1419 pipe->sampler_view_destroy = nvc0_sampler_view_destroy;
1420 pipe->set_sampler_views = nvc0_set_sampler_views;
1421
1422 pipe->create_vs_state = nvc0_vp_state_create;
1423 pipe->create_fs_state = nvc0_fp_state_create;
1424 pipe->create_gs_state = nvc0_gp_state_create;
1425 pipe->create_tcs_state = nvc0_tcp_state_create;
1426 pipe->create_tes_state = nvc0_tep_state_create;
1427 pipe->bind_vs_state = nvc0_vp_state_bind;
1428 pipe->bind_fs_state = nvc0_fp_state_bind;
1429 pipe->bind_gs_state = nvc0_gp_state_bind;
1430 pipe->bind_tcs_state = nvc0_tcp_state_bind;
1431 pipe->bind_tes_state = nvc0_tep_state_bind;
1432 pipe->delete_vs_state = nvc0_sp_state_delete;
1433 pipe->delete_fs_state = nvc0_sp_state_delete;
1434 pipe->delete_gs_state = nvc0_sp_state_delete;
1435 pipe->delete_tcs_state = nvc0_sp_state_delete;
1436 pipe->delete_tes_state = nvc0_sp_state_delete;
1437
1438 pipe->create_compute_state = nvc0_cp_state_create;
1439 pipe->bind_compute_state = nvc0_cp_state_bind;
1440 pipe->delete_compute_state = nvc0_sp_state_delete;
1441
1442 pipe->set_blend_color = nvc0_set_blend_color;
1443 pipe->set_stencil_ref = nvc0_set_stencil_ref;
1444 pipe->set_clip_state = nvc0_set_clip_state;
1445 pipe->set_sample_mask = nvc0_set_sample_mask;
1446 pipe->set_min_samples = nvc0_set_min_samples;
1447 pipe->set_constant_buffer = nvc0_set_constant_buffer;
1448 pipe->set_framebuffer_state = nvc0_set_framebuffer_state;
1449 pipe->set_sample_locations = nvc0_set_sample_locations;
1450 pipe->set_polygon_stipple = nvc0_set_polygon_stipple;
1451 pipe->set_scissor_states = nvc0_set_scissor_states;
1452 pipe->set_viewport_states = nvc0_set_viewport_states;
1453 pipe->set_window_rectangles = nvc0_set_window_rectangles;
1454 pipe->set_tess_state = nvc0_set_tess_state;
1455
1456 pipe->create_vertex_elements_state = nvc0_vertex_state_create;
1457 pipe->delete_vertex_elements_state = nvc0_vertex_state_delete;
1458 pipe->bind_vertex_elements_state = nvc0_vertex_state_bind;
1459
1460 pipe->set_vertex_buffers = nvc0_set_vertex_buffers;
1461
1462 pipe->create_stream_output_target = nvc0_so_target_create;
1463 pipe->stream_output_target_destroy = nvc0_so_target_destroy;
1464 pipe->set_stream_output_targets = nvc0_set_transform_feedback_targets;
1465
1466 pipe->set_global_binding = nvc0_set_global_bindings;
1467 pipe->set_compute_resources = nvc0_set_compute_resources;
1468 pipe->set_shader_images = nvc0_set_shader_images;
1469 pipe->set_shader_buffers = nvc0_set_shader_buffers;
1470
1471 nvc0->sample_mask = ~0;
1472 nvc0->min_samples = 1;
1473 nvc0->default_tess_outer[0] =
1474 nvc0->default_tess_outer[1] =
1475 nvc0->default_tess_outer[2] =
1476 nvc0->default_tess_outer[3] = 1.0;
1477 nvc0->default_tess_inner[0] =
1478 nvc0->default_tess_inner[1] = 1.0;
1479 }