projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Merge branch 'xa_branch'
[mesa.git] / src / gallium / drivers / nvc0 / nvc0_vbo.c
1 /*
2 * Copyright 2010 Christoph Bumiller
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
18 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
19 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
20 * SOFTWARE.
21 */
22
23 #include "pipe/p_context.h"
24 #include "pipe/p_state.h"
25 #include "util/u_inlines.h"
26 #include "util/u_format.h"
27 #include "translate/translate.h"
28
29 #include "nvc0_context.h"
30 #include "nvc0_resource.h"
31
32 #include "nvc0_3d.xml.h"
33
34 void
35 nvc0_vertex_state_delete(struct pipe_context *pipe,
36 void *hwcso)
37 {
38 struct nvc0_vertex_stateobj *so = hwcso;
39
40 if (so->translate)
41 so->translate->release(so->translate);
42 FREE(hwcso);
43 }
44
45 void *
46 nvc0_vertex_state_create(struct pipe_context *pipe,
47 unsigned num_elements,
48 const struct pipe_vertex_element *elements)
49 {
50 struct nvc0_vertex_stateobj *so;
51 struct translate_key transkey;
52 unsigned i;
53
54 so = MALLOC(sizeof(*so) +
55 num_elements * sizeof(struct nvc0_vertex_element));
56 if (!so)
57 return NULL;
58 so->num_elements = num_elements;
59 so->instance_elts = 0;
60 so->instance_bufs = 0;
61 so->need_conversion = FALSE;
62
63 transkey.nr_elements = 0;
64 transkey.output_stride = 0;
65
66 for (i = 0; i < num_elements; ++i) {
67 const struct pipe_vertex_element *ve = &elements[i];
68 const unsigned vbi = ve->vertex_buffer_index;
69 enum pipe_format fmt = ve->src_format;
70
71 so->element[i].pipe = elements[i];
72 so->element[i].state = nvc0_format_table[fmt].vtx;
73
74 if (!so->element[i].state) {
75 switch (util_format_get_nr_components(fmt)) {
76 case 1: fmt = PIPE_FORMAT_R32_FLOAT; break;
77 case 2: fmt = PIPE_FORMAT_R32G32_FLOAT; break;
78 case 3: fmt = PIPE_FORMAT_R32G32B32_FLOAT; break;
79 case 4: fmt = PIPE_FORMAT_R32G32B32A32_FLOAT; break;
80 default:
81 assert(0);
82 return NULL;
83 }
84 so->element[i].state = nvc0_format_table[fmt].vtx;
85 so->need_conversion = TRUE;
86 }
87 so->element[i].state |= i;
88
89 if (1) {
90 unsigned j = transkey.nr_elements++;
91
92 transkey.element[j].type = TRANSLATE_ELEMENT_NORMAL;
93 transkey.element[j].input_format = ve->src_format;
94 transkey.element[j].input_buffer = vbi;
95 transkey.element[j].input_offset = ve->src_offset;
96 transkey.element[j].instance_divisor = ve->instance_divisor;
97
98 transkey.element[j].output_format = fmt;
99 transkey.element[j].output_offset = transkey.output_stride;
100 transkey.output_stride += (util_format_get_stride(fmt, 1) + 3) & ~3;
101
102 if (unlikely(ve->instance_divisor)) {
103 so->instance_elts |= 1 << i;
104 so->instance_bufs |= 1 << vbi;
105 }
106 }
107 }
108
109 so->translate = translate_create(&transkey);
110 so->vtx_size = transkey.output_stride / 4;
111 so->vtx_per_packet_max = NV04_PFIFO_MAX_PACKET_LEN / MAX2(so->vtx_size, 1);
112
113 return so;
114 }
115
116 #define NVC0_3D_VERTEX_ATTRIB_INACTIVE \
117 NVC0_3D_VERTEX_ATTRIB_FORMAT_TYPE_FLOAT | \
118 NVC0_3D_VERTEX_ATTRIB_FORMAT_SIZE_32 | NVC0_3D_VERTEX_ATTRIB_FORMAT_CONST
119
120 #define VTX_ATTR(a, c, t, s) \
121 ((NVC0_3D_VTX_ATTR_DEFINE_TYPE_##t) | \
122 (NVC0_3D_VTX_ATTR_DEFINE_SIZE_##s) | \
123 ((a) << NVC0_3D_VTX_ATTR_DEFINE_ATTR__SHIFT) | \
124 ((c) << NVC0_3D_VTX_ATTR_DEFINE_COMP__SHIFT))
125
126 static void
127 nvc0_emit_vtxattr(struct nvc0_context *nvc0, struct pipe_vertex_buffer *vb,
128 struct pipe_vertex_element *ve, unsigned attr)
129 {
130 const void *data;
131 struct nouveau_channel *chan = nvc0->screen->base.channel;
132 struct nv04_resource *res = nv04_resource(vb->buffer);
133 float v[4];
134 int i;
135 const unsigned nc = util_format_get_nr_components(ve->src_format);
136
137 data = nouveau_resource_map_offset(&nvc0->base, res, vb->buffer_offset +
138 ve->src_offset, NOUVEAU_BO_RD);
139
140 util_format_read_4f(ve->src_format, v, 0, data, 0, 0, 0, 1, 1);
141
142 BEGIN_RING(chan, RING_3D(VTX_ATTR_DEFINE), nc + 1);
143 OUT_RING (chan, VTX_ATTR(attr, nc, FLOAT, 32));
144 for (i = 0; i < nc; ++i)
145 OUT_RINGf(chan, v[i]);
146 }
147
148 static INLINE void
149 nvc0_vbuf_range(struct nvc0_context *nvc0, int vbi,
150 uint32_t *base, uint32_t *size)
151 {
152 if (unlikely(nvc0->vertex->instance_bufs & (1 << vbi))) {
153 /* TODO: use min and max instance divisor to get a proper range */
154 *base = 0;
155 *size = nvc0->vtxbuf[vbi].buffer->width0;
156 } else {
157 assert(nvc0->vbo_max_index != ~0);
158 *base = nvc0->vbo_min_index * nvc0->vtxbuf[vbi].stride;
159 *size = (nvc0->vbo_max_index -
160 nvc0->vbo_min_index + 1) * nvc0->vtxbuf[vbi].stride;
161 }
162 }
163
164 static void
165 nvc0_prevalidate_vbufs(struct nvc0_context *nvc0)
166 {
167 struct pipe_vertex_buffer *vb;
168 struct nv04_resource *buf;
169 int i;
170 uint32_t base, size;
171
172 nvc0->vbo_fifo = nvc0->vbo_user = 0;
173
174 nvc0_bufctx_reset(nvc0, NVC0_BUFCTX_VERTEX);
175
176 for (i = 0; i < nvc0->num_vtxbufs; ++i) {
177 vb = &nvc0->vtxbuf[i];
178 if (!vb->stride)
179 continue;
180 buf = nv04_resource(vb->buffer);
181
182 /* NOTE: user buffers with temporary storage count as mapped by GPU */
183 if (!nouveau_resource_mapped_by_gpu(vb->buffer)) {
184 if (nvc0->vbo_push_hint) {
185 nvc0->vbo_fifo = ~0;
186 continue;
187 } else {
188 if (buf->status & NOUVEAU_BUFFER_STATUS_USER_MEMORY) {
189 nvc0->vbo_user |= 1 << i;
190 assert(vb->stride > vb->buffer_offset);
191 nvc0_vbuf_range(nvc0, i, &base, &size);
192 nouveau_user_buffer_upload(buf, base, size);
193 } else {
194 nouveau_buffer_migrate(&nvc0->base, buf, NOUVEAU_BO_GART);
195 }
196 nvc0->base.vbo_dirty = TRUE;
197 }
198 }
199 nvc0_bufctx_add_resident(nvc0, NVC0_BUFCTX_VERTEX, buf, NOUVEAU_BO_RD);
200 nouveau_buffer_adjust_score(&nvc0->base, buf, 1);
201 }
202 }
203
204 static void
205 nvc0_update_user_vbufs(struct nvc0_context *nvc0)
206 {
207 struct nouveau_channel *chan = nvc0->screen->base.channel;
208 uint32_t base, offset, size;
209 int i;
210 uint32_t written = 0;
211
212 for (i = 0; i < nvc0->vertex->num_elements; ++i) {
213 struct pipe_vertex_element *ve = &nvc0->vertex->element[i].pipe;
214 const int b = ve->vertex_buffer_index;
215 struct pipe_vertex_buffer *vb = &nvc0->vtxbuf[b];
216 struct nv04_resource *buf = nv04_resource(vb->buffer);
217
218 if (!(nvc0->vbo_user & (1 << b)))
219 continue;
220
221 if (!vb->stride) {
222 nvc0_emit_vtxattr(nvc0, vb, ve, i);
223 continue;
224 }
225 nvc0_vbuf_range(nvc0, b, &base, &size);
226
227 if (!(written & (1 << b))) {
228 written |= 1 << b;
229 nouveau_user_buffer_upload(buf, base, size);
230 }
231 offset = vb->buffer_offset + ve->src_offset;
232
233 MARK_RING (chan, 6, 4);
234 BEGIN_RING_1I(chan, RING_3D(VERTEX_ARRAY_SELECT), 5);
235 OUT_RING (chan, i);
236 OUT_RESRCh(chan, buf, base + size - 1, NOUVEAU_BO_RD);
237 OUT_RESRCl(chan, buf, base + size - 1, NOUVEAU_BO_RD);
238 OUT_RESRCh(chan, buf, offset, NOUVEAU_BO_RD);
239 OUT_RESRCl(chan, buf, offset, NOUVEAU_BO_RD);
240 }
241 nvc0->base.vbo_dirty = TRUE;
242 }
243
244 static INLINE void
245 nvc0_release_user_vbufs(struct nvc0_context *nvc0)
246 {
247 uint32_t vbo_user = nvc0->vbo_user;
248
249 while (vbo_user) {
250 int i = ffs(vbo_user) - 1;
251 vbo_user &= ~(1 << i);
252
253 nouveau_buffer_release_gpu_storage(nv04_resource(nvc0->vtxbuf[i].buffer));
254 }
255 }
256
257 void
258 nvc0_vertex_arrays_validate(struct nvc0_context *nvc0)
259 {
260 struct nouveau_channel *chan = nvc0->screen->base.channel;
261 struct nvc0_vertex_stateobj *vertex = nvc0->vertex;
262 struct pipe_vertex_buffer *vb;
263 struct nvc0_vertex_element *ve;
264 unsigned i;
265
266 if (unlikely(vertex->need_conversion || NVC0_USING_EDGEFLAG(nvc0))) {
267 nvc0->vbo_fifo = ~0;
268 nvc0->vbo_user = 0;
269 } else {
270 nvc0_prevalidate_vbufs(nvc0);
271 }
272
273 BEGIN_RING(chan, RING_3D(VERTEX_ATTRIB_FORMAT(0)), vertex->num_elements);
274 for (i = 0; i < vertex->num_elements; ++i) {
275 ve = &vertex->element[i];
276 vb = &nvc0->vtxbuf[ve->pipe.vertex_buffer_index];
277
278 if (likely(vb->stride) || nvc0->vbo_fifo) {
279 OUT_RING(chan, ve->state);
280 } else {
281 OUT_RING(chan, ve->state | NVC0_3D_VERTEX_ATTRIB_FORMAT_CONST);
282 nvc0->vbo_fifo &= ~(1 << i);
283 }
284 }
285
286 for (i = 0; i < vertex->num_elements; ++i) {
287 struct nv04_resource *res;
288 unsigned size, offset;
289
290 ve = &vertex->element[i];
291 vb = &nvc0->vtxbuf[ve->pipe.vertex_buffer_index];
292
293 if (unlikely(ve->pipe.instance_divisor)) {
294 if (!(nvc0->state.instance_elts & (1 << i))) {
295 IMMED_RING(chan, RING_3D(VERTEX_ARRAY_PER_INSTANCE(i)), 1);
296 }
297 BEGIN_RING(chan, RING_3D(VERTEX_ARRAY_DIVISOR(i)), 1);
298 OUT_RING (chan, ve->pipe.instance_divisor);
299 } else
300 if (unlikely(nvc0->state.instance_elts & (1 << i))) {
301 IMMED_RING(chan, RING_3D(VERTEX_ARRAY_PER_INSTANCE(i)), 0);
302 }
303
304 res = nv04_resource(vb->buffer);
305
306 if (nvc0->vbo_fifo || unlikely(vb->stride == 0)) {
307 if (!nvc0->vbo_fifo)
308 nvc0_emit_vtxattr(nvc0, vb, &ve->pipe, i);
309 BEGIN_RING(chan, RING_3D(VERTEX_ARRAY_FETCH(i)), 1);
310 OUT_RING (chan, 0);
311 continue;
312 }
313
314 size = vb->buffer->width0;
315 offset = ve->pipe.src_offset + vb->buffer_offset;
316
317 MARK_RING (chan, 8, 4);
318 BEGIN_RING(chan, RING_3D(VERTEX_ARRAY_FETCH(i)), 1);
319 OUT_RING (chan, (1 << 12) | vb->stride);
320 BEGIN_RING_1I(chan, RING_3D(VERTEX_ARRAY_SELECT), 5);
321 OUT_RING (chan, i);
322 OUT_RESRCh(chan, res, size - 1, NOUVEAU_BO_RD);
323 OUT_RESRCl(chan, res, size - 1, NOUVEAU_BO_RD);
324 OUT_RESRCh(chan, res, offset, NOUVEAU_BO_RD);
325 OUT_RESRCl(chan, res, offset, NOUVEAU_BO_RD);
326 }
327 for (; i < nvc0->state.num_vtxelts; ++i) {
328 BEGIN_RING(chan, RING_3D(VERTEX_ATTRIB_FORMAT(i)), 1);
329 OUT_RING (chan, NVC0_3D_VERTEX_ATTRIB_INACTIVE);
330 BEGIN_RING(chan, RING_3D(VERTEX_ARRAY_FETCH(i)), 1);
331 OUT_RING (chan, 0);
332 }
333
334 nvc0->state.num_vtxelts = vertex->num_elements;
335 nvc0->state.instance_elts = vertex->instance_elts;
336 }
337
338 #define NVC0_PRIM_GL_CASE(n) \
339 case PIPE_PRIM_##n: return NVC0_3D_VERTEX_BEGIN_GL_PRIMITIVE_##n
340
341 static INLINE unsigned
342 nvc0_prim_gl(unsigned prim)
343 {
344 switch (prim) {
345 NVC0_PRIM_GL_CASE(POINTS);
346 NVC0_PRIM_GL_CASE(LINES);
347 NVC0_PRIM_GL_CASE(LINE_LOOP);
348 NVC0_PRIM_GL_CASE(LINE_STRIP);
349 NVC0_PRIM_GL_CASE(TRIANGLES);
350 NVC0_PRIM_GL_CASE(TRIANGLE_STRIP);
351 NVC0_PRIM_GL_CASE(TRIANGLE_FAN);
352 NVC0_PRIM_GL_CASE(QUADS);
353 NVC0_PRIM_GL_CASE(QUAD_STRIP);
354 NVC0_PRIM_GL_CASE(POLYGON);
355 NVC0_PRIM_GL_CASE(LINES_ADJACENCY);
356 NVC0_PRIM_GL_CASE(LINE_STRIP_ADJACENCY);
357 NVC0_PRIM_GL_CASE(TRIANGLES_ADJACENCY);
358 NVC0_PRIM_GL_CASE(TRIANGLE_STRIP_ADJACENCY);
359 /*
360 NVC0_PRIM_GL_CASE(PATCHES); */
361 default:
362 return NVC0_3D_VERTEX_BEGIN_GL_PRIMITIVE_POINTS;
363 break;
364 }
365 }
366
367 static void
368 nvc0_draw_vbo_flush_notify(struct nouveau_channel *chan)
369 {
370 struct nvc0_context *nvc0 = chan->user_private;
371
372 nouveau_fence_update(&nvc0->screen->base, TRUE);
373
374 nvc0_bufctx_emit_relocs(nvc0);
375 }
376
377 static void
378 nvc0_draw_arrays(struct nvc0_context *nvc0,
379 unsigned mode, unsigned start, unsigned count,
380 unsigned instance_count)
381 {
382 struct nouveau_channel *chan = nvc0->screen->base.channel;
383 unsigned prim;
384
385 prim = nvc0_prim_gl(mode);
386
387 while (instance_count--) {
388 BEGIN_RING(chan, RING_3D(VERTEX_BEGIN_GL), 1);
389 OUT_RING (chan, prim);
390 BEGIN_RING(chan, RING_3D(VERTEX_BUFFER_FIRST), 2);
391 OUT_RING (chan, start);
392 OUT_RING (chan, count);
393 IMMED_RING(chan, RING_3D(VERTEX_END_GL), 0);
394
395 prim |= NVC0_3D_VERTEX_BEGIN_GL_INSTANCE_NEXT;
396 }
397 }
398
399 static void
400 nvc0_draw_elements_inline_u08(struct nouveau_channel *chan, uint8_t *map,
401 unsigned start, unsigned count)
402 {
403 map += start;
404
405 if (count & 3) {
406 unsigned i;
407 BEGIN_RING_NI(chan, RING_3D(VB_ELEMENT_U32), count & 3);
408 for (i = 0; i < (count & 3); ++i)
409 OUT_RING(chan, *map++);
410 count &= ~3;
411 }
412 while (count) {
413 unsigned i, nr = MIN2(count, NV04_PFIFO_MAX_PACKET_LEN * 4) / 4;
414
415 BEGIN_RING_NI(chan, RING_3D(VB_ELEMENT_U8), nr);
416 for (i = 0; i < nr; ++i) {
417 OUT_RING(chan,
418 (map[3] << 24) | (map[2] << 16) | (map[1] << 8) | map[0]);
419 map += 4;
420 }
421 count -= nr * 4;
422 }
423 }
424
425 static void
426 nvc0_draw_elements_inline_u16(struct nouveau_channel *chan, uint16_t *map,
427 unsigned start, unsigned count)
428 {
429 map += start;
430
431 if (count & 1) {
432 count &= ~1;
433 BEGIN_RING(chan, RING_3D(VB_ELEMENT_U32), 1);
434 OUT_RING (chan, *map++);
435 }
436 while (count) {
437 unsigned i, nr = MIN2(count, NV04_PFIFO_MAX_PACKET_LEN * 2) / 2;
438
439 BEGIN_RING_NI(chan, RING_3D(VB_ELEMENT_U16), nr);
440 for (i = 0; i < nr; ++i) {
441 OUT_RING(chan, (map[1] << 16) | map[0]);
442 map += 2;
443 }
444 count -= nr * 2;
445 }
446 }
447
448 static void
449 nvc0_draw_elements_inline_u32(struct nouveau_channel *chan, uint32_t *map,
450 unsigned start, unsigned count)
451 {
452 map += start;
453
454 while (count) {
455 const unsigned nr = MIN2(count, NV04_PFIFO_MAX_PACKET_LEN);
456
457 BEGIN_RING_NI(chan, RING_3D(VB_ELEMENT_U32), nr);
458 OUT_RINGp (chan, map, nr);
459
460 map += nr;
461 count -= nr;
462 }
463 }
464
465 static void
466 nvc0_draw_elements_inline_u32_short(struct nouveau_channel *chan, uint32_t *map,
467 unsigned start, unsigned count)
468 {
469 map += start;
470
471 if (count & 1) {
472 count--;
473 BEGIN_RING(chan, RING_3D(VB_ELEMENT_U32), 1);
474 OUT_RING (chan, *map++);
475 }
476 while (count) {
477 unsigned i, nr = MIN2(count, NV04_PFIFO_MAX_PACKET_LEN * 2) / 2;
478
479 BEGIN_RING_NI(chan, RING_3D(VB_ELEMENT_U16), nr);
480 for (i = 0; i < nr; ++i) {
481 OUT_RING(chan, (map[1] << 16) | map[0]);
482 map += 2;
483 }
484 count -= nr * 2;
485 }
486 }
487
488 static void
489 nvc0_draw_elements(struct nvc0_context *nvc0, boolean shorten,
490 unsigned mode, unsigned start, unsigned count,
491 unsigned instance_count, int32_t index_bias)
492 {
493 struct nouveau_channel *chan = nvc0->screen->base.channel;
494 void *data;
495 unsigned prim;
496 const unsigned index_size = nvc0->idxbuf.index_size;
497
498 prim = nvc0_prim_gl(mode);
499
500 if (index_bias != nvc0->state.index_bias) {
501 BEGIN_RING(chan, RING_3D(VB_ELEMENT_BASE), 1);
502 OUT_RING (chan, index_bias);
503 nvc0->state.index_bias = index_bias;
504 }
505
506 if (nouveau_resource_mapped_by_gpu(nvc0->idxbuf.buffer)) {
507 struct nv04_resource *res = nv04_resource(nvc0->idxbuf.buffer);
508 unsigned offset = nvc0->idxbuf.offset;
509 unsigned limit = nvc0->idxbuf.buffer->width0 - 1;
510
511 nouveau_buffer_adjust_score(&nvc0->base, res, 1);
512
513 while (instance_count--) {
514 MARK_RING (chan, 11, 4);
515 BEGIN_RING(chan, RING_3D(VERTEX_BEGIN_GL), 1);
516 OUT_RING (chan, mode);
517 BEGIN_RING(chan, RING_3D(INDEX_ARRAY_START_HIGH), 7);
518 OUT_RESRCh(chan, res, offset, NOUVEAU_BO_RD);
519 OUT_RESRCl(chan, res, offset, NOUVEAU_BO_RD);
520 OUT_RESRCh(chan, res, limit, NOUVEAU_BO_RD);
521 OUT_RESRCl(chan, res, limit, NOUVEAU_BO_RD);
522 OUT_RING (chan, index_size >> 1);
523 OUT_RING (chan, start);
524 OUT_RING (chan, count);
525 IMMED_RING(chan, RING_3D(VERTEX_END_GL), 0);
526
527 nvc0_resource_fence(res, NOUVEAU_BO_RD);
528
529 mode |= NVC0_3D_VERTEX_BEGIN_GL_INSTANCE_NEXT;
530 }
531 } else {
532 data = nouveau_resource_map_offset(&nvc0->base,
533 nv04_resource(nvc0->idxbuf.buffer),
534 nvc0->idxbuf.offset, NOUVEAU_BO_RD);
535 if (!data)
536 return;
537
538 while (instance_count--) {
539 BEGIN_RING(chan, RING_3D(VERTEX_BEGIN_GL), 1);
540 OUT_RING (chan, prim);
541 switch (index_size) {
542 case 1:
543 nvc0_draw_elements_inline_u08(chan, data, start, count);
544 break;
545 case 2:
546 nvc0_draw_elements_inline_u16(chan, data, start, count);
547 break;
548 case 4:
549 if (shorten)
550 nvc0_draw_elements_inline_u32_short(chan, data, start, count);
551 else
552 nvc0_draw_elements_inline_u32(chan, data, start, count);
553 break;
554 default:
555 assert(0);
556 return;
557 }
558 IMMED_RING(chan, RING_3D(VERTEX_END_GL), 0);
559
560 prim |= NVC0_3D_VERTEX_BEGIN_GL_INSTANCE_NEXT;
561 }
562 }
563 }
564
565 void
566 nvc0_draw_vbo(struct pipe_context *pipe, const struct pipe_draw_info *info)
567 {
568 struct nvc0_context *nvc0 = nvc0_context(pipe);
569 struct nouveau_channel *chan = nvc0->screen->base.channel;
570
571 /* For picking only a few vertices from a large user buffer, push is better,
572 * if index count is larger and we expect repeated vertices, suggest upload.
573 */
574 nvc0->vbo_push_hint = /* the 64 is heuristic */
575 !(info->indexed &&
576 ((info->max_index - info->min_index + 64) < info->count));
577
578 nvc0->vbo_min_index = info->min_index;
579 nvc0->vbo_max_index = info->max_index;
580
581 if (nvc0->vbo_push_hint != !!nvc0->vbo_fifo)
582 nvc0->dirty |= NVC0_NEW_ARRAYS;
583
584 if (nvc0->vbo_user && !(nvc0->dirty & (NVC0_NEW_VERTEX | NVC0_NEW_ARRAYS)))
585 nvc0_update_user_vbufs(nvc0);
586
587 nvc0_state_validate(nvc0);
588
589 chan->flush_notify = nvc0_draw_vbo_flush_notify;
590 chan->user_private = nvc0;
591
592 if (nvc0->vbo_fifo) {
593 nvc0_push_vbo(nvc0, info);
594 chan->flush_notify = nvc0_default_flush_notify;
595 return;
596 }
597
598 if (nvc0->state.instance_base != info->start_instance) {
599 nvc0->state.instance_base = info->start_instance;
600 /* NOTE: this does not affect the shader input, should it ? */
601 BEGIN_RING(chan, RING_3D(VB_INSTANCE_BASE), 1);
602 OUT_RING (chan, info->start_instance);
603 }
604
605 if (nvc0->base.vbo_dirty) {
606 BEGIN_RING(chan, RING_3D(VERTEX_ARRAY_FLUSH), 1);
607 OUT_RING (chan, 0);
608 nvc0->base.vbo_dirty = FALSE;
609 }
610
611 if (!info->indexed) {
612 nvc0_draw_arrays(nvc0,
613 info->mode, info->start, info->count,
614 info->instance_count);
615 } else {
616 boolean shorten = info->max_index <= 65535;
617
618 assert(nvc0->idxbuf.buffer);
619
620 if (info->primitive_restart != nvc0->state.prim_restart) {
621 if (info->primitive_restart) {
622 BEGIN_RING(chan, RING_3D(PRIM_RESTART_ENABLE), 2);
623 OUT_RING (chan, 1);
624 OUT_RING (chan, info->restart_index);
625
626 if (info->restart_index > 65535)
627 shorten = FALSE;
628 } else {
629 IMMED_RING(chan, RING_3D(PRIM_RESTART_ENABLE), 0);
630 }
631 nvc0->state.prim_restart = info->primitive_restart;
632 } else
633 if (info->primitive_restart) {
634 BEGIN_RING(chan, RING_3D(PRIM_RESTART_INDEX), 1);
635 OUT_RING (chan, info->restart_index);
636
637 if (info->restart_index > 65535)
638 shorten = FALSE;
639 }
640
641 nvc0_draw_elements(nvc0, shorten,
642 info->mode, info->start, info->count,
643 info->instance_count, info->index_bias);
644 }
645 chan->flush_notify = nvc0_default_flush_notify;
646
647 nvc0_release_user_vbufs(nvc0);
648 }