1 /**********************************************************
2 * Copyright 2008-2009 VMware, Inc. All rights reserved.
4 * Permission is hereby granted, free of charge, to any person
5 * obtaining a copy of this software and associated documentation
6 * files (the "Software"), to deal in the Software without
7 * restriction, including without limitation the rights to use, copy,
8 * modify, merge, publish, distribute, sublicense, and/or sell copies
9 * of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be
13 * included in all copies or substantial portions of the Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
16 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
17 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
18 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
19 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
20 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
24 **********************************************************/
26 #include "git_sha1.h" /* For MESA_GIT_SHA1 */
27 #include "util/format/u_format.h"
28 #include "util/u_memory.h"
29 #include "util/u_inlines.h"
30 #include "util/u_screen.h"
31 #include "util/u_string.h"
32 #include "util/u_math.h"
34 #include "os/os_process.h"
36 #include "svga_winsys.h"
37 #include "svga_public.h"
38 #include "svga_context.h"
39 #include "svga_format.h"
40 #include "svga_screen.h"
41 #include "svga_tgsi.h"
42 #include "svga_resource_texture.h"
43 #include "svga_resource.h"
44 #include "svga_debug.h"
46 #include "svga3d_shaderdefs.h"
47 #include "VGPU10ShaderTokens.h"
49 /* NOTE: this constant may get moved into a svga3d*.h header file */
50 #define SVGA3D_DX_MAX_RESOURCE_SIZE (128 * 1024 * 1024)
53 #define MESA_GIT_SHA1 "(unknown git revision)"
59 static const struct debug_named_value svga_debug_flags
[] = {
60 { "dma", DEBUG_DMA
, NULL
},
61 { "tgsi", DEBUG_TGSI
, NULL
},
62 { "pipe", DEBUG_PIPE
, NULL
},
63 { "state", DEBUG_STATE
, NULL
},
64 { "screen", DEBUG_SCREEN
, NULL
},
65 { "tex", DEBUG_TEX
, NULL
},
66 { "swtnl", DEBUG_SWTNL
, NULL
},
67 { "const", DEBUG_CONSTS
, NULL
},
68 { "viewport", DEBUG_VIEWPORT
, NULL
},
69 { "views", DEBUG_VIEWS
, NULL
},
70 { "perf", DEBUG_PERF
, NULL
},
71 { "flush", DEBUG_FLUSH
, NULL
},
72 { "sync", DEBUG_SYNC
, NULL
},
73 { "cache", DEBUG_CACHE
, NULL
},
74 { "streamout", DEBUG_STREAMOUT
, NULL
},
75 { "query", DEBUG_QUERY
, NULL
},
76 { "samplers", DEBUG_SAMPLERS
, NULL
},
82 svga_get_vendor( struct pipe_screen
*pscreen
)
84 return "VMware, Inc.";
89 svga_get_name( struct pipe_screen
*pscreen
)
91 const char *build
= "", *llvm
= "", *mutex
= "";
92 static char name
[100];
94 /* Only return internal details in the DEBUG version:
96 build
= "build: DEBUG;";
97 mutex
= "mutex: " PIPE_ATOMIC
";";
99 build
= "build: RELEASE;";
101 #ifdef LLVM_AVAILABLE
105 snprintf(name
, sizeof(name
), "SVGA3D; %s %s %s", build
, mutex
, llvm
);
110 /** Helper for querying float-valued device cap */
112 get_float_cap(struct svga_winsys_screen
*sws
, SVGA3dDevCapIndex cap
,
115 SVGA3dDevCapResult result
;
116 if (sws
->get_cap(sws
, cap
, &result
))
123 /** Helper for querying uint-valued device cap */
125 get_uint_cap(struct svga_winsys_screen
*sws
, SVGA3dDevCapIndex cap
,
128 SVGA3dDevCapResult result
;
129 if (sws
->get_cap(sws
, cap
, &result
))
136 /** Helper for querying boolean-valued device cap */
138 get_bool_cap(struct svga_winsys_screen
*sws
, SVGA3dDevCapIndex cap
,
141 SVGA3dDevCapResult result
;
142 if (sws
->get_cap(sws
, cap
, &result
))
150 svga_get_paramf(struct pipe_screen
*screen
, enum pipe_capf param
)
152 struct svga_screen
*svgascreen
= svga_screen(screen
);
153 struct svga_winsys_screen
*sws
= svgascreen
->sws
;
156 case PIPE_CAPF_MAX_LINE_WIDTH
:
157 return svgascreen
->maxLineWidth
;
158 case PIPE_CAPF_MAX_LINE_WIDTH_AA
:
159 return svgascreen
->maxLineWidthAA
;
161 case PIPE_CAPF_MAX_POINT_WIDTH
:
163 case PIPE_CAPF_MAX_POINT_WIDTH_AA
:
164 return svgascreen
->maxPointSize
;
166 case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY
:
167 return (float) get_uint_cap(sws
, SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY
, 4);
169 case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS
:
172 case PIPE_CAPF_MIN_CONSERVATIVE_RASTER_DILATE
:
174 case PIPE_CAPF_MAX_CONSERVATIVE_RASTER_DILATE
:
176 case PIPE_CAPF_CONSERVATIVE_RASTER_DILATE_GRANULARITY
:
181 debug_printf("Unexpected PIPE_CAPF_ query %u\n", param
);
187 svga_get_param(struct pipe_screen
*screen
, enum pipe_cap param
)
189 struct svga_screen
*svgascreen
= svga_screen(screen
);
190 struct svga_winsys_screen
*sws
= svgascreen
->sws
;
191 SVGA3dDevCapResult result
;
194 case PIPE_CAP_NPOT_TEXTURES
:
195 case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES
:
196 case PIPE_CAP_MIXED_COLOR_DEPTH_BITS
:
198 case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS
:
200 * "In virtually every OpenGL implementation and hardware,
201 * GL_MAX_DUAL_SOURCE_DRAW_BUFFERS is 1"
202 * http://www.opengl.org/wiki/Blending
204 return sws
->have_vgpu10
? 1 : 0;
205 case PIPE_CAP_ANISOTROPIC_FILTER
:
207 case PIPE_CAP_POINT_SPRITE
:
209 case PIPE_CAP_TGSI_TEXCOORD
:
211 case PIPE_CAP_MAX_RENDER_TARGETS
:
212 return svgascreen
->max_color_buffers
;
213 case PIPE_CAP_OCCLUSION_QUERY
:
215 case PIPE_CAP_QUERY_TIME_ELAPSED
:
217 case PIPE_CAP_TEXTURE_BUFFER_OBJECTS
:
218 return sws
->have_vgpu10
;
219 case PIPE_CAP_TEXTURE_SWIZZLE
:
221 case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK
:
223 case PIPE_CAP_USER_VERTEX_BUFFERS
:
225 case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT
:
228 case PIPE_CAP_MAX_TEXTURE_2D_SIZE
:
230 unsigned size
= 1 << (SVGA_MAX_TEXTURE_LEVELS
- 1);
231 if (sws
->get_cap(sws
, SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH
, &result
))
232 size
= MIN2(result
.u
, size
);
235 if (sws
->get_cap(sws
, SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT
, &result
))
236 size
= MIN2(result
.u
, size
);
242 case PIPE_CAP_MAX_TEXTURE_3D_LEVELS
:
243 if (!sws
->get_cap(sws
, SVGA3D_DEVCAP_MAX_VOLUME_EXTENT
, &result
))
244 return 8; /* max 128x128x128 */
245 return MIN2(util_logbase2(result
.u
) + 1, SVGA_MAX_TEXTURE_LEVELS
);
247 case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS
:
249 * No mechanism to query the host, and at least limited to 2048x2048 on
252 return MIN2(util_last_bit(screen
->get_param(screen
, PIPE_CAP_MAX_TEXTURE_2D_SIZE
)),
255 case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS
:
256 return sws
->have_sm5
? SVGA3D_SM5_MAX_SURFACE_ARRAYSIZE
:
257 (sws
->have_vgpu10
? SVGA3D_SM4_MAX_SURFACE_ARRAYSIZE
: 0);
259 case PIPE_CAP_BLEND_EQUATION_SEPARATE
: /* req. for GL 1.5 */
262 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT
:
264 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER
:
265 return sws
->have_vgpu10
;
266 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT
:
268 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER
:
269 return !sws
->have_vgpu10
;
271 case PIPE_CAP_VERTEX_COLOR_UNCLAMPED
:
272 return 1; /* The color outputs of vertex shaders are not clamped */
273 case PIPE_CAP_VERTEX_COLOR_CLAMPED
:
274 return sws
->have_vgpu10
;
275 case PIPE_CAP_FRAGMENT_COLOR_CLAMPED
:
276 return 0; /* The driver can't clamp fragment colors */
278 case PIPE_CAP_MIXED_COLORBUFFER_FORMATS
:
279 return 1; /* expected for GL_ARB_framebuffer_object */
281 case PIPE_CAP_GLSL_FEATURE_LEVEL
:
284 } else if (sws
->have_vgpu10
) {
290 case PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITY
:
291 return sws
->have_sm5
? 410 : (sws
->have_vgpu10
? 330 : 120);
293 case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER
:
294 case PIPE_CAP_DEPTH_CLIP_DISABLE_SEPARATE
:
297 case PIPE_CAP_FRAGMENT_SHADER_TEXTURE_LOD
:
298 case PIPE_CAP_FRAGMENT_SHADER_DERIVATIVES
:
299 case PIPE_CAP_VERTEX_SHADER_SATURATE
:
302 case PIPE_CAP_DEPTH_CLIP_DISABLE
:
303 case PIPE_CAP_INDEP_BLEND_ENABLE
:
304 case PIPE_CAP_CONDITIONAL_RENDER
:
305 case PIPE_CAP_QUERY_TIMESTAMP
:
306 case PIPE_CAP_TGSI_INSTANCEID
:
307 case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR
:
308 case PIPE_CAP_SEAMLESS_CUBE_MAP
:
309 case PIPE_CAP_FAKE_SW_MSAA
:
310 return sws
->have_vgpu10
;
312 case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS
:
313 return sws
->have_vgpu10
? SVGA3D_DX_MAX_SOTARGETS
: 0;
314 case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS
:
315 return sws
->have_vgpu10
? 4 : 0;
316 case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS
:
317 return sws
->have_sm5
? SVGA3D_MAX_STREAMOUT_DECLS
:
318 (sws
->have_vgpu10
? SVGA3D_MAX_DX10_STREAMOUT_DECLS
: 0);
319 case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME
:
320 return sws
->have_sm5
;
321 case PIPE_CAP_STREAM_OUTPUT_INTERLEAVE_BUFFERS
:
322 return sws
->have_sm5
;
323 case PIPE_CAP_TEXTURE_MULTISAMPLE
:
324 return svgascreen
->ms_samples
? 1 : 0;
326 case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE
:
327 /* convert bytes to texels for the case of the largest texel
330 return SVGA3D_DX_MAX_RESOURCE_SIZE
/ (4 * sizeof(float));
332 case PIPE_CAP_MIN_TEXEL_OFFSET
:
333 return sws
->have_vgpu10
? VGPU10_MIN_TEXEL_FETCH_OFFSET
: 0;
334 case PIPE_CAP_MAX_TEXEL_OFFSET
:
335 return sws
->have_vgpu10
? VGPU10_MAX_TEXEL_FETCH_OFFSET
: 0;
337 case PIPE_CAP_MIN_TEXTURE_GATHER_OFFSET
:
338 case PIPE_CAP_MAX_TEXTURE_GATHER_OFFSET
:
341 case PIPE_CAP_MAX_GEOMETRY_OUTPUT_VERTICES
:
342 return sws
->have_vgpu10
? 256 : 0;
343 case PIPE_CAP_MAX_GEOMETRY_TOTAL_OUTPUT_COMPONENTS
:
344 return sws
->have_vgpu10
? 1024 : 0;
346 case PIPE_CAP_PRIMITIVE_RESTART
:
347 return 1; /* may be a sw fallback, depending on restart index */
349 case PIPE_CAP_GENERATE_MIPMAP
:
350 return sws
->have_generate_mipmap_cmd
;
352 case PIPE_CAP_NATIVE_FENCE_FD
:
353 return sws
->have_fence_fd
;
355 case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION
:
358 case PIPE_CAP_CUBE_MAP_ARRAY
:
359 case PIPE_CAP_INDEP_BLEND_FUNC
:
360 case PIPE_CAP_SAMPLE_SHADING
:
361 case PIPE_CAP_FORCE_PERSAMPLE_INTERP
:
362 case PIPE_CAP_TEXTURE_QUERY_LOD
:
363 return sws
->have_sm4_1
;
365 case PIPE_CAP_MAX_TEXTURE_GATHER_COMPONENTS
:
366 /* SM4_1 supports only single-channel textures where as SM5 supports
367 * all four channel textures */
368 return sws
->have_sm5
? 4 :
369 (sws
->have_sm4_1
? 1 : 0);
370 case PIPE_CAP_DRAW_INDIRECT
:
371 return sws
->have_sm5
;
372 case PIPE_CAP_MAX_VERTEX_STREAMS
:
373 return sws
->have_sm5
? 4 : 0;
374 case PIPE_CAP_COMPUTE
:
376 case PIPE_CAP_MAX_VARYINGS
:
377 return sws
->have_vgpu10
? VGPU10_MAX_FS_INPUTS
: 10;
378 case PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT
:
379 return sws
->have_coherent
;
381 /* Unsupported features */
382 case PIPE_CAP_TEXTURE_MIRROR_CLAMP
:
383 case PIPE_CAP_TEXTURE_MIRROR_CLAMP_TO_EDGE
:
384 case PIPE_CAP_SHADER_STENCIL_EXPORT
:
385 case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE
:
386 case PIPE_CAP_TEXTURE_BARRIER
:
387 case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS
:
388 case PIPE_CAP_START_INSTANCE
:
389 case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT
:
390 case PIPE_CAP_QUERY_PIPELINE_STATISTICS
:
391 case PIPE_CAP_TGSI_VS_LAYER_VIEWPORT
:
392 case PIPE_CAP_TEXTURE_GATHER_SM5
:
393 case PIPE_CAP_TEXTURE_GATHER_OFFSETS
:
394 case PIPE_CAP_TGSI_VS_WINDOW_SPACE_POSITION
:
395 case PIPE_CAP_MULTI_DRAW_INDIRECT
:
396 case PIPE_CAP_MULTI_DRAW_INDIRECT_PARAMS
:
397 case PIPE_CAP_TGSI_FS_FINE_DERIVATIVE
:
398 case PIPE_CAP_CONDITIONAL_RENDER_INVERTED
:
399 case PIPE_CAP_SAMPLER_VIEW_TARGET
:
400 case PIPE_CAP_CLIP_HALFZ
:
401 case PIPE_CAP_VERTEXID_NOBASE
:
402 case PIPE_CAP_POLYGON_OFFSET_CLAMP
:
403 case PIPE_CAP_MULTISAMPLE_Z_RESOLVE
:
404 case PIPE_CAP_TGSI_PACK_HALF_FLOAT
:
405 case PIPE_CAP_SHADER_BUFFER_OFFSET_ALIGNMENT
:
406 case PIPE_CAP_INVALIDATE_BUFFER
:
407 case PIPE_CAP_STRING_MARKER
:
408 case PIPE_CAP_SURFACE_REINTERPRET_BLOCKS
:
409 case PIPE_CAP_QUERY_MEMORY_INFO
:
410 case PIPE_CAP_PCI_GROUP
:
411 case PIPE_CAP_PCI_BUS
:
412 case PIPE_CAP_PCI_DEVICE
:
413 case PIPE_CAP_PCI_FUNCTION
:
414 case PIPE_CAP_ROBUST_BUFFER_ACCESS_BEHAVIOR
:
415 case PIPE_CAP_CONSERVATIVE_RASTER_POST_SNAP_TRIANGLES
:
416 case PIPE_CAP_CONSERVATIVE_RASTER_POST_SNAP_POINTS_LINES
:
417 case PIPE_CAP_CONSERVATIVE_RASTER_PRE_SNAP_TRIANGLES
:
418 case PIPE_CAP_CONSERVATIVE_RASTER_PRE_SNAP_POINTS_LINES
:
419 case PIPE_CAP_CONSERVATIVE_RASTER_POST_DEPTH_COVERAGE
:
420 case PIPE_CAP_MAX_CONSERVATIVE_RASTER_SUBPIXEL_PRECISION_BIAS
:
421 case PIPE_CAP_MAX_TEXTURE_UPLOAD_MEMORY_BUDGET
:
423 case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT
:
425 case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY
:
426 case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY
:
427 case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY
:
428 return 1; /* need 4-byte alignment for all offsets and strides */
429 case PIPE_CAP_MAX_VERTEX_ATTRIB_STRIDE
:
431 case PIPE_CAP_MAX_VIEWPORTS
:
432 assert((!sws
->have_vgpu10
&& svgascreen
->max_viewports
== 1) ||
434 svgascreen
->max_viewports
== SVGA3D_DX_MAX_VIEWPORTS
));
435 return svgascreen
->max_viewports
;
436 case PIPE_CAP_ENDIANNESS
:
437 return PIPE_ENDIAN_LITTLE
;
439 case PIPE_CAP_VENDOR_ID
:
440 return 0x15ad; /* VMware Inc. */
441 case PIPE_CAP_DEVICE_ID
:
442 return 0x0405; /* assume SVGA II */
443 case PIPE_CAP_ACCELERATED
:
445 case PIPE_CAP_VIDEO_MEMORY
:
446 /* XXX: Query the host ? */
448 case PIPE_CAP_COPY_BETWEEN_COMPRESSED_AND_PLAIN_FORMATS
:
449 return sws
->have_vgpu10
;
450 case PIPE_CAP_CLEAR_TEXTURE
:
451 return sws
->have_vgpu10
;
452 case PIPE_CAP_DOUBLES
:
453 return sws
->have_sm5
;
455 case PIPE_CAP_RESOURCE_FROM_USER_MEMORY
:
456 case PIPE_CAP_DEVICE_RESET_STATUS_QUERY
:
457 case PIPE_CAP_TEXTURE_FLOAT_LINEAR
:
458 case PIPE_CAP_TEXTURE_HALF_FLOAT_LINEAR
:
459 case PIPE_CAP_DEPTH_BOUNDS_TEST
:
460 case PIPE_CAP_TGSI_TXQS
:
461 case PIPE_CAP_SHAREABLE_SHADERS
:
462 case PIPE_CAP_DRAW_PARAMETERS
:
463 case PIPE_CAP_TGSI_FS_POSITION_IS_SYSVAL
:
464 case PIPE_CAP_TGSI_FS_FACE_IS_INTEGER_SYSVAL
:
465 case PIPE_CAP_BUFFER_SAMPLER_VIEW_RGBA_ONLY
:
466 case PIPE_CAP_QUERY_BUFFER_OBJECT
:
467 case PIPE_CAP_FRAMEBUFFER_NO_ATTACHMENT
:
468 case PIPE_CAP_CULL_DISTANCE
:
469 case PIPE_CAP_PRIMITIVE_RESTART_FOR_PATCHES
:
470 case PIPE_CAP_TGSI_VOTE
:
471 case PIPE_CAP_MAX_WINDOW_RECTANGLES
:
472 case PIPE_CAP_POLYGON_OFFSET_UNITS_UNSCALED
:
473 case PIPE_CAP_VIEWPORT_SUBPIXEL_BITS
:
474 case PIPE_CAP_TGSI_ARRAY_COMPONENTS
:
475 case PIPE_CAP_TGSI_CAN_READ_OUTPUTS
:
476 case PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELY
:
477 case PIPE_CAP_FBFETCH
:
478 case PIPE_CAP_TGSI_MUL_ZERO_WINS
:
480 case PIPE_CAP_INT64_DIVMOD
:
481 case PIPE_CAP_TGSI_TEX_TXF_LZ
:
482 case PIPE_CAP_TGSI_CLOCK
:
483 case PIPE_CAP_POLYGON_MODE_FILL_RECTANGLE
:
484 case PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE
:
485 case PIPE_CAP_TGSI_BALLOT
:
486 case PIPE_CAP_TGSI_TES_LAYER_VIEWPORT
:
487 case PIPE_CAP_CAN_BIND_CONST_BUFFER_AS_VERTEX
:
488 case PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTION
:
489 case PIPE_CAP_POST_DEPTH_COVERAGE
:
490 case PIPE_CAP_BINDLESS_TEXTURE
:
491 case PIPE_CAP_NIR_SAMPLERS_AS_DEREF
:
492 case PIPE_CAP_QUERY_SO_OVERFLOW
:
493 case PIPE_CAP_MEMOBJ
:
494 case PIPE_CAP_LOAD_CONSTBUF
:
495 case PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS
:
496 case PIPE_CAP_TILE_RASTER_ORDER
:
497 case PIPE_CAP_MAX_COMBINED_SHADER_OUTPUT_RESOURCES
:
498 case PIPE_CAP_FRAMEBUFFER_MSAA_CONSTRAINTS
:
499 case PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSET
:
500 case PIPE_CAP_CONTEXT_PRIORITY_MASK
:
501 case PIPE_CAP_FENCE_SIGNAL
:
502 case PIPE_CAP_CONSTBUF0_FLAGS
:
503 case PIPE_CAP_PACKED_UNIFORMS
:
504 case PIPE_CAP_PROGRAMMABLE_SAMPLE_LOCATIONS
:
506 case PIPE_CAP_TGSI_DIV
:
508 case PIPE_CAP_MAX_GS_INVOCATIONS
:
510 case PIPE_CAP_MAX_SHADER_BUFFER_SIZE
:
512 /* Verify this once protocol is finalized. Setting it to minimum value. */
513 case PIPE_CAP_MAX_SHADER_PATCH_VARYINGS
:
514 return sws
->have_sm5
? 30 : 0;
516 return u_pipe_screen_get_param_defaults(screen
, param
);
522 vgpu9_get_shader_param(struct pipe_screen
*screen
,
523 enum pipe_shader_type shader
,
524 enum pipe_shader_cap param
)
526 struct svga_screen
*svgascreen
= svga_screen(screen
);
527 struct svga_winsys_screen
*sws
= svgascreen
->sws
;
530 assert(!sws
->have_vgpu10
);
534 case PIPE_SHADER_FRAGMENT
:
537 case PIPE_SHADER_CAP_MAX_INSTRUCTIONS
:
538 case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS
:
539 return get_uint_cap(sws
,
540 SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS
,
542 case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS
:
543 case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS
:
545 case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH
:
546 return SVGA3D_MAX_NESTING_LEVEL
;
547 case PIPE_SHADER_CAP_MAX_INPUTS
:
549 case PIPE_SHADER_CAP_MAX_OUTPUTS
:
550 return svgascreen
->max_color_buffers
;
551 case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE
:
552 return 224 * sizeof(float[4]);
553 case PIPE_SHADER_CAP_MAX_CONST_BUFFERS
:
555 case PIPE_SHADER_CAP_MAX_TEMPS
:
556 val
= get_uint_cap(sws
, SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS
, 32);
557 return MIN2(val
, SVGA3D_TEMPREG_MAX
);
558 case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR
:
560 * Although PS 3.0 has some addressing abilities it can only represent
561 * loops that can be statically determined and unrolled. Given we can
562 * only handle a subset of the cases that the gallium frontend already
563 * does it is better to defer loop unrolling to the gallium frontend.
566 case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED
:
568 case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED
:
570 case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR
:
571 case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR
:
572 case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR
:
574 case PIPE_SHADER_CAP_SUBROUTINES
:
576 case PIPE_SHADER_CAP_INT64_ATOMICS
:
577 case PIPE_SHADER_CAP_INTEGERS
:
579 case PIPE_SHADER_CAP_FP16
:
580 case PIPE_SHADER_CAP_FP16_DERIVATIVES
:
581 case PIPE_SHADER_CAP_INT16
:
583 case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS
:
584 case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS
:
586 case PIPE_SHADER_CAP_PREFERRED_IR
:
587 return PIPE_SHADER_IR_TGSI
;
588 case PIPE_SHADER_CAP_SUPPORTED_IRS
:
590 case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED
:
591 case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED
:
592 case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED
:
593 case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED
:
594 case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE
:
595 case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS
:
596 case PIPE_SHADER_CAP_MAX_SHADER_IMAGES
:
597 case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD
:
598 case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS
:
599 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS
:
600 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS
:
602 case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT
:
605 /* If we get here, we failed to handle a cap above */
606 debug_printf("Unexpected fragment shader query %u\n", param
);
608 case PIPE_SHADER_VERTEX
:
611 case PIPE_SHADER_CAP_MAX_INSTRUCTIONS
:
612 case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS
:
613 return get_uint_cap(sws
, SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS
,
615 case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS
:
616 case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS
:
617 /* XXX: until we have vertex texture support */
619 case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH
:
620 return SVGA3D_MAX_NESTING_LEVEL
;
621 case PIPE_SHADER_CAP_MAX_INPUTS
:
623 case PIPE_SHADER_CAP_MAX_OUTPUTS
:
625 case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE
:
626 return 256 * sizeof(float[4]);
627 case PIPE_SHADER_CAP_MAX_CONST_BUFFERS
:
629 case PIPE_SHADER_CAP_MAX_TEMPS
:
630 val
= get_uint_cap(sws
, SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS
, 32);
631 return MIN2(val
, SVGA3D_TEMPREG_MAX
);
632 case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED
:
634 case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED
:
636 case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR
:
637 case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR
:
639 case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR
:
641 case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR
:
643 case PIPE_SHADER_CAP_SUBROUTINES
:
645 case PIPE_SHADER_CAP_INT64_ATOMICS
:
646 case PIPE_SHADER_CAP_INTEGERS
:
648 case PIPE_SHADER_CAP_FP16
:
649 case PIPE_SHADER_CAP_FP16_DERIVATIVES
:
650 case PIPE_SHADER_CAP_INT16
:
652 case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS
:
653 case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS
:
655 case PIPE_SHADER_CAP_PREFERRED_IR
:
656 return PIPE_SHADER_IR_TGSI
;
657 case PIPE_SHADER_CAP_SUPPORTED_IRS
:
659 case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED
:
660 case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED
:
661 case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED
:
662 case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED
:
663 case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE
:
664 case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS
:
665 case PIPE_SHADER_CAP_MAX_SHADER_IMAGES
:
666 case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD
:
667 case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS
:
668 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS
:
669 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS
:
671 case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT
:
674 /* If we get here, we failed to handle a cap above */
675 debug_printf("Unexpected vertex shader query %u\n", param
);
677 case PIPE_SHADER_GEOMETRY
:
678 case PIPE_SHADER_COMPUTE
:
679 case PIPE_SHADER_TESS_CTRL
:
680 case PIPE_SHADER_TESS_EVAL
:
681 /* no support for geometry, tess or compute shaders at this time */
684 debug_printf("Unexpected shader type (%u) query\n", shader
);
692 vgpu10_get_shader_param(struct pipe_screen
*screen
,
693 enum pipe_shader_type shader
,
694 enum pipe_shader_cap param
)
696 struct svga_screen
*svgascreen
= svga_screen(screen
);
697 struct svga_winsys_screen
*sws
= svgascreen
->sws
;
699 assert(sws
->have_vgpu10
);
700 (void) sws
; /* silence unused var warnings in non-debug builds */
702 if ((!sws
->have_sm5
) &&
703 (shader
== PIPE_SHADER_TESS_CTRL
|| shader
== PIPE_SHADER_TESS_EVAL
))
706 if (shader
== PIPE_SHADER_COMPUTE
)
709 /* NOTE: we do not query the device for any caps/limits at this time */
711 /* Generally the same limits for vertex, geometry and fragment shaders */
713 case PIPE_SHADER_CAP_MAX_INSTRUCTIONS
:
714 case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS
:
715 case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS
:
716 case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS
:
718 case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH
:
720 case PIPE_SHADER_CAP_MAX_INPUTS
:
721 if (shader
== PIPE_SHADER_FRAGMENT
)
722 return VGPU10_MAX_FS_INPUTS
;
723 else if (shader
== PIPE_SHADER_GEOMETRY
)
724 return VGPU10_MAX_GS_INPUTS
;
725 else if (shader
== PIPE_SHADER_TESS_CTRL
)
726 return VGPU11_MAX_HS_INPUT_CONTROL_POINTS
;
727 else if (shader
== PIPE_SHADER_TESS_EVAL
)
728 return VGPU11_MAX_DS_INPUT_CONTROL_POINTS
;
730 return VGPU10_MAX_VS_INPUTS
;
731 case PIPE_SHADER_CAP_MAX_OUTPUTS
:
732 if (shader
== PIPE_SHADER_FRAGMENT
)
733 return VGPU10_MAX_FS_OUTPUTS
;
734 else if (shader
== PIPE_SHADER_GEOMETRY
)
735 return VGPU10_MAX_GS_OUTPUTS
;
736 else if (shader
== PIPE_SHADER_TESS_CTRL
)
737 return VGPU11_MAX_HS_OUTPUTS
;
738 else if (shader
== PIPE_SHADER_TESS_EVAL
)
739 return VGPU11_MAX_DS_OUTPUTS
;
741 return VGPU10_MAX_VS_OUTPUTS
;
742 case PIPE_SHADER_CAP_MAX_CONST_BUFFER_SIZE
:
743 return VGPU10_MAX_CONSTANT_BUFFER_ELEMENT_COUNT
* sizeof(float[4]);
744 case PIPE_SHADER_CAP_MAX_CONST_BUFFERS
:
745 return svgascreen
->max_const_buffers
;
746 case PIPE_SHADER_CAP_MAX_TEMPS
:
747 return VGPU10_MAX_TEMPS
;
748 case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR
:
749 case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR
:
750 case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR
:
751 case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR
:
752 return TRUE
; /* XXX verify */
753 case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED
:
754 case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED
:
755 case PIPE_SHADER_CAP_SUBROUTINES
:
756 case PIPE_SHADER_CAP_INTEGERS
:
758 case PIPE_SHADER_CAP_FP16
:
759 case PIPE_SHADER_CAP_FP16_DERIVATIVES
:
760 case PIPE_SHADER_CAP_INT16
:
762 case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS
:
763 case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS
:
764 return SVGA3D_DX_MAX_SAMPLERS
;
765 case PIPE_SHADER_CAP_PREFERRED_IR
:
766 return PIPE_SHADER_IR_TGSI
;
767 case PIPE_SHADER_CAP_SUPPORTED_IRS
:
769 case PIPE_SHADER_CAP_TGSI_DROUND_SUPPORTED
:
770 case PIPE_SHADER_CAP_TGSI_DFRACEXP_DLDEXP_SUPPORTED
:
771 case PIPE_SHADER_CAP_TGSI_LDEXP_SUPPORTED
:
772 case PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED
:
773 case PIPE_SHADER_CAP_TGSI_ANY_INOUT_DECL_RANGE
:
774 case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS
:
775 case PIPE_SHADER_CAP_MAX_SHADER_IMAGES
:
776 case PIPE_SHADER_CAP_LOWER_IF_THRESHOLD
:
777 case PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS
:
778 case PIPE_SHADER_CAP_INT64_ATOMICS
:
779 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTERS
:
780 case PIPE_SHADER_CAP_MAX_HW_ATOMIC_COUNTER_BUFFERS
:
782 case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT
:
785 debug_printf("Unexpected vgpu10 shader query %u\n", param
);
793 svga_get_shader_param(struct pipe_screen
*screen
, enum pipe_shader_type shader
,
794 enum pipe_shader_cap param
)
796 struct svga_screen
*svgascreen
= svga_screen(screen
);
797 struct svga_winsys_screen
*sws
= svgascreen
->sws
;
798 if (sws
->have_vgpu10
) {
799 return vgpu10_get_shader_param(screen
, shader
, param
);
802 return vgpu9_get_shader_param(screen
, shader
, param
);
808 svga_fence_reference(struct pipe_screen
*screen
,
809 struct pipe_fence_handle
**ptr
,
810 struct pipe_fence_handle
*fence
)
812 struct svga_winsys_screen
*sws
= svga_screen(screen
)->sws
;
813 sws
->fence_reference(sws
, ptr
, fence
);
818 svga_fence_finish(struct pipe_screen
*screen
,
819 struct pipe_context
*ctx
,
820 struct pipe_fence_handle
*fence
,
823 struct svga_winsys_screen
*sws
= svga_screen(screen
)->sws
;
826 SVGA_STATS_TIME_PUSH(sws
, SVGA_STATS_TIME_FENCEFINISH
);
829 retVal
= sws
->fence_signalled(sws
, fence
, 0) == 0;
832 SVGA_DBG(DEBUG_DMA
|DEBUG_PERF
, "%s fence_ptr %p\n",
833 __FUNCTION__
, fence
);
835 retVal
= sws
->fence_finish(sws
, fence
, timeout
, 0) == 0;
838 SVGA_STATS_TIME_POP(sws
);
845 svga_fence_get_fd(struct pipe_screen
*screen
,
846 struct pipe_fence_handle
*fence
)
848 struct svga_winsys_screen
*sws
= svga_screen(screen
)->sws
;
850 return sws
->fence_get_fd(sws
, fence
, TRUE
);
855 svga_get_driver_query_info(struct pipe_screen
*screen
,
857 struct pipe_driver_query_info
*info
)
859 #define QUERY(NAME, ENUM, UNITS) \
860 {NAME, ENUM, {0}, UNITS, PIPE_DRIVER_QUERY_RESULT_TYPE_AVERAGE, 0, 0x0}
862 static const struct pipe_driver_query_info queries
[] = {
863 /* per-frame counters */
864 QUERY("num-draw-calls", SVGA_QUERY_NUM_DRAW_CALLS
,
865 PIPE_DRIVER_QUERY_TYPE_UINT64
),
866 QUERY("num-fallbacks", SVGA_QUERY_NUM_FALLBACKS
,
867 PIPE_DRIVER_QUERY_TYPE_UINT64
),
868 QUERY("num-flushes", SVGA_QUERY_NUM_FLUSHES
,
869 PIPE_DRIVER_QUERY_TYPE_UINT64
),
870 QUERY("num-validations", SVGA_QUERY_NUM_VALIDATIONS
,
871 PIPE_DRIVER_QUERY_TYPE_UINT64
),
872 QUERY("map-buffer-time", SVGA_QUERY_MAP_BUFFER_TIME
,
873 PIPE_DRIVER_QUERY_TYPE_MICROSECONDS
),
874 QUERY("num-buffers-mapped", SVGA_QUERY_NUM_BUFFERS_MAPPED
,
875 PIPE_DRIVER_QUERY_TYPE_UINT64
),
876 QUERY("num-textures-mapped", SVGA_QUERY_NUM_TEXTURES_MAPPED
,
877 PIPE_DRIVER_QUERY_TYPE_UINT64
),
878 QUERY("num-bytes-uploaded", SVGA_QUERY_NUM_BYTES_UPLOADED
,
879 PIPE_DRIVER_QUERY_TYPE_BYTES
),
880 QUERY("num-command-buffers", SVGA_QUERY_NUM_COMMAND_BUFFERS
,
881 PIPE_DRIVER_QUERY_TYPE_UINT64
),
882 QUERY("command-buffer-size", SVGA_QUERY_COMMAND_BUFFER_SIZE
,
883 PIPE_DRIVER_QUERY_TYPE_BYTES
),
884 QUERY("flush-time", SVGA_QUERY_FLUSH_TIME
,
885 PIPE_DRIVER_QUERY_TYPE_MICROSECONDS
),
886 QUERY("surface-write-flushes", SVGA_QUERY_SURFACE_WRITE_FLUSHES
,
887 PIPE_DRIVER_QUERY_TYPE_UINT64
),
888 QUERY("num-readbacks", SVGA_QUERY_NUM_READBACKS
,
889 PIPE_DRIVER_QUERY_TYPE_UINT64
),
890 QUERY("num-resource-updates", SVGA_QUERY_NUM_RESOURCE_UPDATES
,
891 PIPE_DRIVER_QUERY_TYPE_UINT64
),
892 QUERY("num-buffer-uploads", SVGA_QUERY_NUM_BUFFER_UPLOADS
,
893 PIPE_DRIVER_QUERY_TYPE_UINT64
),
894 QUERY("num-const-buf-updates", SVGA_QUERY_NUM_CONST_BUF_UPDATES
,
895 PIPE_DRIVER_QUERY_TYPE_UINT64
),
896 QUERY("num-const-updates", SVGA_QUERY_NUM_CONST_UPDATES
,
897 PIPE_DRIVER_QUERY_TYPE_UINT64
),
898 QUERY("num-shader-relocations", SVGA_QUERY_NUM_SHADER_RELOCATIONS
,
899 PIPE_DRIVER_QUERY_TYPE_UINT64
),
900 QUERY("num-surface-relocations", SVGA_QUERY_NUM_SURFACE_RELOCATIONS
,
901 PIPE_DRIVER_QUERY_TYPE_UINT64
),
903 /* running total counters */
904 QUERY("memory-used", SVGA_QUERY_MEMORY_USED
,
905 PIPE_DRIVER_QUERY_TYPE_BYTES
),
906 QUERY("num-shaders", SVGA_QUERY_NUM_SHADERS
,
907 PIPE_DRIVER_QUERY_TYPE_UINT64
),
908 QUERY("num-resources", SVGA_QUERY_NUM_RESOURCES
,
909 PIPE_DRIVER_QUERY_TYPE_UINT64
),
910 QUERY("num-state-objects", SVGA_QUERY_NUM_STATE_OBJECTS
,
911 PIPE_DRIVER_QUERY_TYPE_UINT64
),
912 QUERY("num-surface-views", SVGA_QUERY_NUM_SURFACE_VIEWS
,
913 PIPE_DRIVER_QUERY_TYPE_UINT64
),
914 QUERY("num-generate-mipmap", SVGA_QUERY_NUM_GENERATE_MIPMAP
,
915 PIPE_DRIVER_QUERY_TYPE_UINT64
),
916 QUERY("num-failed-allocations", SVGA_QUERY_NUM_FAILED_ALLOCATIONS
,
917 PIPE_DRIVER_QUERY_TYPE_UINT64
),
918 QUERY("num-commands-per-draw", SVGA_QUERY_NUM_COMMANDS_PER_DRAW
,
919 PIPE_DRIVER_QUERY_TYPE_FLOAT
),
920 QUERY("shader-mem-used", SVGA_QUERY_SHADER_MEM_USED
,
921 PIPE_DRIVER_QUERY_TYPE_UINT64
),
926 return ARRAY_SIZE(queries
);
928 if (index
>= ARRAY_SIZE(queries
))
931 *info
= queries
[index
];
937 init_logging(struct pipe_screen
*screen
)
939 struct svga_screen
*svgascreen
= svga_screen(screen
);
940 static const char *log_prefix
= "Mesa: ";
943 /* Log Version to Host */
944 snprintf(host_log
, sizeof(host_log
) - strlen(log_prefix
),
945 "%s%s\n", log_prefix
, svga_get_name(screen
));
946 svgascreen
->sws
->host_log(svgascreen
->sws
, host_log
);
948 snprintf(host_log
, sizeof(host_log
) - strlen(log_prefix
),
949 "%s" PACKAGE_VERSION MESA_GIT_SHA1
, log_prefix
);
950 svgascreen
->sws
->host_log(svgascreen
->sws
, host_log
);
952 /* If the SVGA_EXTRA_LOGGING env var is set, log the process's command
953 * line (program name and arguments).
955 if (debug_get_bool_option("SVGA_EXTRA_LOGGING", FALSE
)) {
957 if (os_get_command_line(cmdline
, sizeof(cmdline
))) {
958 snprintf(host_log
, sizeof(host_log
) - strlen(log_prefix
),
959 "%s%s\n", log_prefix
, cmdline
);
960 svgascreen
->sws
->host_log(svgascreen
->sws
, host_log
);
967 * no-op logging function to use when SVGA_NO_LOGGING is set.
970 nop_host_log(struct svga_winsys_screen
*sws
, const char *message
)
977 svga_destroy_screen( struct pipe_screen
*screen
)
979 struct svga_screen
*svgascreen
= svga_screen(screen
);
981 svga_screen_cache_cleanup(svgascreen
);
983 mtx_destroy(&svgascreen
->swc_mutex
);
984 mtx_destroy(&svgascreen
->tex_mutex
);
986 svgascreen
->sws
->destroy(svgascreen
->sws
);
993 * Create a new svga_screen object
996 svga_screen_create(struct svga_winsys_screen
*sws
)
998 struct svga_screen
*svgascreen
;
999 struct pipe_screen
*screen
;
1002 SVGA_DEBUG
= debug_get_flags_option("SVGA_DEBUG", svga_debug_flags
, 0 );
1005 svgascreen
= CALLOC_STRUCT(svga_screen
);
1009 svgascreen
->debug
.force_level_surface_view
=
1010 debug_get_bool_option("SVGA_FORCE_LEVEL_SURFACE_VIEW", FALSE
);
1011 svgascreen
->debug
.force_surface_view
=
1012 debug_get_bool_option("SVGA_FORCE_SURFACE_VIEW", FALSE
);
1013 svgascreen
->debug
.force_sampler_view
=
1014 debug_get_bool_option("SVGA_FORCE_SAMPLER_VIEW", FALSE
);
1015 svgascreen
->debug
.no_surface_view
=
1016 debug_get_bool_option("SVGA_NO_SURFACE_VIEW", FALSE
);
1017 svgascreen
->debug
.no_sampler_view
=
1018 debug_get_bool_option("SVGA_NO_SAMPLER_VIEW", FALSE
);
1019 svgascreen
->debug
.no_cache_index_buffers
=
1020 debug_get_bool_option("SVGA_NO_CACHE_INDEX_BUFFERS", FALSE
);
1022 screen
= &svgascreen
->screen
;
1024 screen
->destroy
= svga_destroy_screen
;
1025 screen
->get_name
= svga_get_name
;
1026 screen
->get_vendor
= svga_get_vendor
;
1027 screen
->get_device_vendor
= svga_get_vendor
; // TODO actual device vendor
1028 screen
->get_param
= svga_get_param
;
1029 screen
->get_shader_param
= svga_get_shader_param
;
1030 screen
->get_paramf
= svga_get_paramf
;
1031 screen
->get_timestamp
= NULL
;
1032 screen
->is_format_supported
= svga_is_format_supported
;
1033 screen
->context_create
= svga_context_create
;
1034 screen
->fence_reference
= svga_fence_reference
;
1035 screen
->fence_finish
= svga_fence_finish
;
1036 screen
->fence_get_fd
= svga_fence_get_fd
;
1038 screen
->get_driver_query_info
= svga_get_driver_query_info
;
1039 svgascreen
->sws
= sws
;
1041 svga_init_screen_resource_functions(svgascreen
);
1043 if (sws
->get_hw_version
) {
1044 svgascreen
->hw_version
= sws
->get_hw_version(sws
);
1046 svgascreen
->hw_version
= SVGA3D_HWVERSION_WS65_B1
;
1049 if (svgascreen
->hw_version
< SVGA3D_HWVERSION_WS8_B1
) {
1050 /* too old for 3D acceleration */
1051 debug_printf("Hardware version 0x%x is too old for accerated 3D\n",
1052 svgascreen
->hw_version
);
1056 debug_printf("%s enabled\n",
1057 sws
->have_sm5
? "SM5" :
1058 sws
->have_sm4_1
? "SM4_1" :
1059 sws
->have_vgpu10
? "VGPU10" : "VGPU9");
1061 debug_printf("Mesa: %s %s (%s)\n", svga_get_name(screen
),
1062 PACKAGE_VERSION
, MESA_GIT_SHA1
);
1065 * The D16, D24X8, and D24S8 formats always do an implicit shadow compare
1066 * when sampled from, where as the DF16, DF24, and D24S8_INT do not. So
1067 * we prefer the later when available.
1069 * This mimics hardware vendors extensions for D3D depth sampling. See also
1070 * http://aras-p.info/texts/D3D9GPUHacks.html
1074 boolean has_df16
, has_df24
, has_d24s8_int
;
1075 SVGA3dSurfaceFormatCaps caps
;
1076 SVGA3dSurfaceFormatCaps mask
;
1081 svgascreen
->depth
.z16
= SVGA3D_Z_D16
;
1082 svgascreen
->depth
.x8z24
= SVGA3D_Z_D24X8
;
1083 svgascreen
->depth
.s8z24
= SVGA3D_Z_D24S8
;
1085 svga_get_format_cap(svgascreen
, SVGA3D_Z_DF16
, &caps
);
1086 has_df16
= (caps
.value
& mask
.value
) == mask
.value
;
1088 svga_get_format_cap(svgascreen
, SVGA3D_Z_DF24
, &caps
);
1089 has_df24
= (caps
.value
& mask
.value
) == mask
.value
;
1091 svga_get_format_cap(svgascreen
, SVGA3D_Z_D24S8_INT
, &caps
);
1092 has_d24s8_int
= (caps
.value
& mask
.value
) == mask
.value
;
1094 /* XXX: We might want some other logic here.
1095 * Like if we only have d24s8_int we should
1096 * emulate the other formats with that.
1099 svgascreen
->depth
.z16
= SVGA3D_Z_DF16
;
1102 svgascreen
->depth
.x8z24
= SVGA3D_Z_DF24
;
1104 if (has_d24s8_int
) {
1105 svgascreen
->depth
.s8z24
= SVGA3D_Z_D24S8_INT
;
1109 /* Query device caps
1111 if (sws
->have_vgpu10
) {
1112 svgascreen
->haveProvokingVertex
1113 = get_bool_cap(sws
, SVGA3D_DEVCAP_DX_PROVOKING_VERTEX
, FALSE
);
1114 svgascreen
->haveLineSmooth
= TRUE
;
1115 svgascreen
->maxPointSize
= 80.0F
;
1116 svgascreen
->max_color_buffers
= SVGA3D_DX_MAX_RENDER_TARGETS
;
1118 /* Multisample samples per pixel */
1119 if (sws
->have_sm4_1
&& debug_get_bool_option("SVGA_MSAA", TRUE
)) {
1120 if (get_bool_cap(sws
, SVGA3D_DEVCAP_MULTISAMPLE_2X
, FALSE
))
1121 svgascreen
->ms_samples
|= 1 << 1;
1122 if (get_bool_cap(sws
, SVGA3D_DEVCAP_MULTISAMPLE_4X
, FALSE
))
1123 svgascreen
->ms_samples
|= 1 << 3;
1126 if (sws
->have_sm5
&& debug_get_bool_option("SVGA_MSAA", TRUE
)) {
1127 if (get_bool_cap(sws
, SVGA3D_DEVCAP_MULTISAMPLE_8X
, FALSE
))
1128 svgascreen
->ms_samples
|= 1 << 7;
1131 /* Maximum number of constant buffers */
1132 svgascreen
->max_const_buffers
=
1133 get_uint_cap(sws
, SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS
, 1);
1134 svgascreen
->max_const_buffers
= MIN2(svgascreen
->max_const_buffers
,
1135 SVGA_MAX_CONST_BUFS
);
1137 svgascreen
->haveBlendLogicops
=
1138 get_bool_cap(sws
, SVGA3D_DEVCAP_LOGIC_BLENDOPS
, FALSE
);
1140 screen
->is_format_supported
= svga_is_dx_format_supported
;
1142 svgascreen
->max_viewports
= SVGA3D_DX_MAX_VIEWPORTS
;
1146 unsigned vs_ver
= get_uint_cap(sws
, SVGA3D_DEVCAP_VERTEX_SHADER_VERSION
,
1147 SVGA3DVSVERSION_NONE
);
1148 unsigned fs_ver
= get_uint_cap(sws
, SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION
,
1149 SVGA3DPSVERSION_NONE
);
1151 /* we require Shader model 3.0 or later */
1152 if (fs_ver
< SVGA3DPSVERSION_30
|| vs_ver
< SVGA3DVSVERSION_30
) {
1156 svgascreen
->haveProvokingVertex
= FALSE
;
1158 svgascreen
->haveLineSmooth
=
1159 get_bool_cap(sws
, SVGA3D_DEVCAP_LINE_AA
, FALSE
);
1161 svgascreen
->maxPointSize
=
1162 get_float_cap(sws
, SVGA3D_DEVCAP_MAX_POINT_SIZE
, 1.0f
);
1163 /* Keep this to a reasonable size to avoid failures in conform/pntaa.c */
1164 svgascreen
->maxPointSize
= MIN2(svgascreen
->maxPointSize
, 80.0f
);
1166 /* The SVGA3D device always supports 4 targets at this time, regardless
1167 * of what querying SVGA3D_DEVCAP_MAX_RENDER_TARGETS might return.
1169 svgascreen
->max_color_buffers
= 4;
1171 /* Only support one constant buffer
1173 svgascreen
->max_const_buffers
= 1;
1175 /* No multisampling */
1176 svgascreen
->ms_samples
= 0;
1178 /* Only one viewport */
1179 svgascreen
->max_viewports
= 1;
1182 /* common VGPU9 / VGPU10 caps */
1183 svgascreen
->haveLineStipple
=
1184 get_bool_cap(sws
, SVGA3D_DEVCAP_LINE_STIPPLE
, FALSE
);
1186 svgascreen
->maxLineWidth
=
1187 MAX2(1.0, get_float_cap(sws
, SVGA3D_DEVCAP_MAX_LINE_WIDTH
, 1.0f
));
1189 svgascreen
->maxLineWidthAA
=
1190 MAX2(1.0, get_float_cap(sws
, SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH
, 1.0f
));
1193 debug_printf("svga: haveProvokingVertex %u\n",
1194 svgascreen
->haveProvokingVertex
);
1195 debug_printf("svga: haveLineStip %u "
1196 "haveLineSmooth %u maxLineWidth %.2f maxLineWidthAA %.2f\n",
1197 svgascreen
->haveLineStipple
, svgascreen
->haveLineSmooth
,
1198 svgascreen
->maxLineWidth
, svgascreen
->maxLineWidthAA
);
1199 debug_printf("svga: maxPointSize %g\n", svgascreen
->maxPointSize
);
1200 debug_printf("svga: msaa samples mask: 0x%x\n", svgascreen
->ms_samples
);
1203 (void) mtx_init(&svgascreen
->tex_mutex
, mtx_plain
);
1204 (void) mtx_init(&svgascreen
->swc_mutex
, mtx_recursive
);
1206 svga_screen_cache_init(svgascreen
);
1208 if (debug_get_bool_option("SVGA_NO_LOGGING", FALSE
) == TRUE
) {
1209 svgascreen
->sws
->host_log
= nop_host_log
;
1211 init_logging(screen
);
1222 struct svga_winsys_screen
*
1223 svga_winsys_screen(struct pipe_screen
*screen
)
1225 return svga_screen(screen
)->sws
;
1230 struct svga_screen
*
1231 svga_screen(struct pipe_screen
*screen
)
1234 assert(screen
->destroy
== svga_destroy_screen
);
1235 return (struct svga_screen
*)screen
;