tgsi: add ureg support for image decls
[mesa.git] / src / gallium / include / pipe / p_shader_tokens.h
1 /**************************************************************************
2 *
3 * Copyright 2008 VMware, Inc.
4 * Copyright 2009-2010 VMware, Inc.
5 * All Rights Reserved.
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the
9 * "Software"), to deal in the Software without restriction, including
10 * without limitation the rights to use, copy, modify, merge, publish,
11 * distribute, sub license, and/or sell copies of the Software, and to
12 * permit persons to whom the Software is furnished to do so, subject to
13 * the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the
16 * next paragraph) shall be included in all copies or substantial portions
17 * of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
22 * IN NO EVENT SHALL VMWARE AND/OR ITS SUPPLIERS BE LIABLE FOR
23 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
24 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
25 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 *
27 **************************************************************************/
28
29 #ifndef P_SHADER_TOKENS_H
30 #define P_SHADER_TOKENS_H
31
32 #ifdef __cplusplus
33 extern "C" {
34 #endif
35
36
37 struct tgsi_header
38 {
39 unsigned HeaderSize : 8;
40 unsigned BodySize : 24;
41 };
42
43 #define TGSI_PROCESSOR_FRAGMENT 0
44 #define TGSI_PROCESSOR_VERTEX 1
45 #define TGSI_PROCESSOR_GEOMETRY 2
46 #define TGSI_PROCESSOR_TESS_CTRL 3
47 #define TGSI_PROCESSOR_TESS_EVAL 4
48 #define TGSI_PROCESSOR_COMPUTE 5
49
50 struct tgsi_processor
51 {
52 unsigned Processor : 4; /* TGSI_PROCESSOR_ */
53 unsigned Padding : 28;
54 };
55
56 #define TGSI_TOKEN_TYPE_DECLARATION 0
57 #define TGSI_TOKEN_TYPE_IMMEDIATE 1
58 #define TGSI_TOKEN_TYPE_INSTRUCTION 2
59 #define TGSI_TOKEN_TYPE_PROPERTY 3
60
61 struct tgsi_token
62 {
63 unsigned Type : 4; /**< TGSI_TOKEN_TYPE_x */
64 unsigned NrTokens : 8; /**< UINT */
65 unsigned Padding : 20;
66 };
67
68 enum tgsi_file_type {
69 TGSI_FILE_NULL =0,
70 TGSI_FILE_CONSTANT =1,
71 TGSI_FILE_INPUT =2,
72 TGSI_FILE_OUTPUT =3,
73 TGSI_FILE_TEMPORARY =4,
74 TGSI_FILE_SAMPLER =5,
75 TGSI_FILE_ADDRESS =6,
76 TGSI_FILE_IMMEDIATE =7,
77 TGSI_FILE_PREDICATE =8,
78 TGSI_FILE_SYSTEM_VALUE =9,
79 TGSI_FILE_IMAGE =10,
80 TGSI_FILE_SAMPLER_VIEW =11,
81 TGSI_FILE_COUNT /**< how many TGSI_FILE_ types */
82 };
83
84
85 #define TGSI_WRITEMASK_NONE 0x00
86 #define TGSI_WRITEMASK_X 0x01
87 #define TGSI_WRITEMASK_Y 0x02
88 #define TGSI_WRITEMASK_XY 0x03
89 #define TGSI_WRITEMASK_Z 0x04
90 #define TGSI_WRITEMASK_XZ 0x05
91 #define TGSI_WRITEMASK_YZ 0x06
92 #define TGSI_WRITEMASK_XYZ 0x07
93 #define TGSI_WRITEMASK_W 0x08
94 #define TGSI_WRITEMASK_XW 0x09
95 #define TGSI_WRITEMASK_YW 0x0A
96 #define TGSI_WRITEMASK_XYW 0x0B
97 #define TGSI_WRITEMASK_ZW 0x0C
98 #define TGSI_WRITEMASK_XZW 0x0D
99 #define TGSI_WRITEMASK_YZW 0x0E
100 #define TGSI_WRITEMASK_XYZW 0x0F
101
102 #define TGSI_INTERPOLATE_CONSTANT 0
103 #define TGSI_INTERPOLATE_LINEAR 1
104 #define TGSI_INTERPOLATE_PERSPECTIVE 2
105 #define TGSI_INTERPOLATE_COLOR 3 /* special color case for smooth/flat */
106 #define TGSI_INTERPOLATE_COUNT 4
107
108 #define TGSI_INTERPOLATE_LOC_CENTER 0
109 #define TGSI_INTERPOLATE_LOC_CENTROID 1
110 #define TGSI_INTERPOLATE_LOC_SAMPLE 2
111 #define TGSI_INTERPOLATE_LOC_COUNT 3
112
113 #define TGSI_CYLINDRICAL_WRAP_X (1 << 0)
114 #define TGSI_CYLINDRICAL_WRAP_Y (1 << 1)
115 #define TGSI_CYLINDRICAL_WRAP_Z (1 << 2)
116 #define TGSI_CYLINDRICAL_WRAP_W (1 << 3)
117
118 struct tgsi_declaration
119 {
120 unsigned Type : 4; /**< TGSI_TOKEN_TYPE_DECLARATION */
121 unsigned NrTokens : 8; /**< UINT */
122 unsigned File : 4; /**< one of TGSI_FILE_x */
123 unsigned UsageMask : 4; /**< bitmask of TGSI_WRITEMASK_x flags */
124 unsigned Dimension : 1; /**< any extra dimension info? */
125 unsigned Semantic : 1; /**< BOOL, any semantic info? */
126 unsigned Interpolate : 1; /**< any interpolation info? */
127 unsigned Invariant : 1; /**< invariant optimization? */
128 unsigned Local : 1; /**< optimize as subroutine local variable? */
129 unsigned Array : 1; /**< extra array info? */
130 unsigned Padding : 6;
131 };
132
133 struct tgsi_declaration_range
134 {
135 unsigned First : 16; /**< UINT */
136 unsigned Last : 16; /**< UINT */
137 };
138
139 struct tgsi_declaration_dimension
140 {
141 unsigned Index2D:16; /**< UINT */
142 unsigned Padding:16;
143 };
144
145 struct tgsi_declaration_interp
146 {
147 unsigned Interpolate : 4; /**< one of TGSI_INTERPOLATE_x */
148 unsigned Location : 2; /**< one of TGSI_INTERPOLATE_LOC_x */
149 unsigned CylindricalWrap:4; /**< TGSI_CYLINDRICAL_WRAP_x flags */
150 unsigned Padding : 22;
151 };
152
153 #define TGSI_SEMANTIC_POSITION 0
154 #define TGSI_SEMANTIC_COLOR 1
155 #define TGSI_SEMANTIC_BCOLOR 2 /**< back-face color */
156 #define TGSI_SEMANTIC_FOG 3
157 #define TGSI_SEMANTIC_PSIZE 4
158 #define TGSI_SEMANTIC_GENERIC 5
159 #define TGSI_SEMANTIC_NORMAL 6
160 #define TGSI_SEMANTIC_FACE 7
161 #define TGSI_SEMANTIC_EDGEFLAG 8
162 #define TGSI_SEMANTIC_PRIMID 9
163 #define TGSI_SEMANTIC_INSTANCEID 10 /**< doesn't include start_instance */
164 #define TGSI_SEMANTIC_VERTEXID 11
165 #define TGSI_SEMANTIC_STENCIL 12
166 #define TGSI_SEMANTIC_CLIPDIST 13
167 #define TGSI_SEMANTIC_CLIPVERTEX 14
168 #define TGSI_SEMANTIC_GRID_SIZE 15 /**< grid size in blocks */
169 #define TGSI_SEMANTIC_BLOCK_ID 16 /**< id of the current block */
170 #define TGSI_SEMANTIC_BLOCK_SIZE 17 /**< block size in threads */
171 #define TGSI_SEMANTIC_THREAD_ID 18 /**< block-relative id of the current thread */
172 #define TGSI_SEMANTIC_TEXCOORD 19 /**< texture or sprite coordinates */
173 #define TGSI_SEMANTIC_PCOORD 20 /**< point sprite coordinate */
174 #define TGSI_SEMANTIC_VIEWPORT_INDEX 21 /**< viewport index */
175 #define TGSI_SEMANTIC_LAYER 22 /**< layer (rendertarget index) */
176 #define TGSI_SEMANTIC_CULLDIST 23
177 #define TGSI_SEMANTIC_SAMPLEID 24
178 #define TGSI_SEMANTIC_SAMPLEPOS 25
179 #define TGSI_SEMANTIC_SAMPLEMASK 26
180 #define TGSI_SEMANTIC_INVOCATIONID 27
181 #define TGSI_SEMANTIC_VERTEXID_NOBASE 28
182 #define TGSI_SEMANTIC_BASEVERTEX 29
183 #define TGSI_SEMANTIC_PATCH 30 /**< generic per-patch semantic */
184 #define TGSI_SEMANTIC_TESSCOORD 31 /**< coordinate being processed by tess */
185 #define TGSI_SEMANTIC_TESSOUTER 32 /**< outer tessellation levels */
186 #define TGSI_SEMANTIC_TESSINNER 33 /**< inner tessellation levels */
187 #define TGSI_SEMANTIC_VERTICESIN 34 /**< number of input vertices */
188 #define TGSI_SEMANTIC_HELPER_INVOCATION 35 /**< current invocation is helper */
189 #define TGSI_SEMANTIC_BASEINSTANCE 36
190 #define TGSI_SEMANTIC_DRAWID 37
191 #define TGSI_SEMANTIC_COUNT 38 /**< number of semantic values */
192
193 struct tgsi_declaration_semantic
194 {
195 unsigned Name : 8; /**< one of TGSI_SEMANTIC_x */
196 unsigned Index : 16; /**< UINT */
197 unsigned Padding : 8;
198 };
199
200 struct tgsi_declaration_image {
201 unsigned Resource : 8; /**< one of TGSI_TEXTURE_ */
202 unsigned Raw : 1;
203 unsigned Writable : 1;
204 unsigned Format : 10; /**< one of PIPE_FORMAT_ */
205 unsigned Padding : 12;
206 };
207
208 enum tgsi_return_type {
209 TGSI_RETURN_TYPE_UNORM = 0,
210 TGSI_RETURN_TYPE_SNORM,
211 TGSI_RETURN_TYPE_SINT,
212 TGSI_RETURN_TYPE_UINT,
213 TGSI_RETURN_TYPE_FLOAT,
214 TGSI_RETURN_TYPE_COUNT
215 };
216
217 struct tgsi_declaration_sampler_view {
218 unsigned Resource : 8; /**< one of TGSI_TEXTURE_ */
219 unsigned ReturnTypeX : 6; /**< one of enum tgsi_return_type */
220 unsigned ReturnTypeY : 6; /**< one of enum tgsi_return_type */
221 unsigned ReturnTypeZ : 6; /**< one of enum tgsi_return_type */
222 unsigned ReturnTypeW : 6; /**< one of enum tgsi_return_type */
223 };
224
225 struct tgsi_declaration_array {
226 unsigned ArrayID : 10;
227 unsigned Padding : 22;
228 };
229
230 /*
231 * Special resources that don't need to be declared. They map to the
232 * GLOBAL/LOCAL/PRIVATE/INPUT compute memory spaces.
233 */
234 #define TGSI_RESOURCE_GLOBAL 0x7fff
235 #define TGSI_RESOURCE_LOCAL 0x7ffe
236 #define TGSI_RESOURCE_PRIVATE 0x7ffd
237 #define TGSI_RESOURCE_INPUT 0x7ffc
238
239 #define TGSI_IMM_FLOAT32 0
240 #define TGSI_IMM_UINT32 1
241 #define TGSI_IMM_INT32 2
242 #define TGSI_IMM_FLOAT64 3
243
244 struct tgsi_immediate
245 {
246 unsigned Type : 4; /**< TGSI_TOKEN_TYPE_IMMEDIATE */
247 unsigned NrTokens : 14; /**< UINT */
248 unsigned DataType : 4; /**< one of TGSI_IMM_x */
249 unsigned Padding : 10;
250 };
251
252 union tgsi_immediate_data
253 {
254 float Float;
255 unsigned Uint;
256 int Int;
257 };
258
259 #define TGSI_PROPERTY_GS_INPUT_PRIM 0
260 #define TGSI_PROPERTY_GS_OUTPUT_PRIM 1
261 #define TGSI_PROPERTY_GS_MAX_OUTPUT_VERTICES 2
262 #define TGSI_PROPERTY_FS_COORD_ORIGIN 3
263 #define TGSI_PROPERTY_FS_COORD_PIXEL_CENTER 4
264 #define TGSI_PROPERTY_FS_COLOR0_WRITES_ALL_CBUFS 5
265 #define TGSI_PROPERTY_FS_DEPTH_LAYOUT 6
266 #define TGSI_PROPERTY_VS_PROHIBIT_UCPS 7
267 #define TGSI_PROPERTY_GS_INVOCATIONS 8
268 #define TGSI_PROPERTY_VS_WINDOW_SPACE_POSITION 9
269 #define TGSI_PROPERTY_TCS_VERTICES_OUT 10
270 #define TGSI_PROPERTY_TES_PRIM_MODE 11
271 #define TGSI_PROPERTY_TES_SPACING 12
272 #define TGSI_PROPERTY_TES_VERTEX_ORDER_CW 13
273 #define TGSI_PROPERTY_TES_POINT_MODE 14
274 #define TGSI_PROPERTY_NUM_CLIPDIST_ENABLED 15
275 #define TGSI_PROPERTY_NUM_CULLDIST_ENABLED 16
276 #define TGSI_PROPERTY_COUNT 17
277
278 struct tgsi_property {
279 unsigned Type : 4; /**< TGSI_TOKEN_TYPE_PROPERTY */
280 unsigned NrTokens : 8; /**< UINT */
281 unsigned PropertyName : 8; /**< one of TGSI_PROPERTY */
282 unsigned Padding : 12;
283 };
284
285 #define TGSI_FS_COORD_ORIGIN_UPPER_LEFT 0
286 #define TGSI_FS_COORD_ORIGIN_LOWER_LEFT 1
287
288 #define TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER 0
289 #define TGSI_FS_COORD_PIXEL_CENTER_INTEGER 1
290
291 #define TGSI_FS_DEPTH_LAYOUT_NONE 0
292 #define TGSI_FS_DEPTH_LAYOUT_ANY 1
293 #define TGSI_FS_DEPTH_LAYOUT_GREATER 2
294 #define TGSI_FS_DEPTH_LAYOUT_LESS 3
295 #define TGSI_FS_DEPTH_LAYOUT_UNCHANGED 4
296
297
298 struct tgsi_property_data {
299 unsigned Data;
300 };
301
302 /* TGSI opcodes.
303 *
304 * For more information on semantics of opcodes and
305 * which APIs are known to use which opcodes, see
306 * gallium/docs/source/tgsi.rst
307 */
308 #define TGSI_OPCODE_ARL 0
309 #define TGSI_OPCODE_MOV 1
310 #define TGSI_OPCODE_LIT 2
311 #define TGSI_OPCODE_RCP 3
312 #define TGSI_OPCODE_RSQ 4
313 #define TGSI_OPCODE_EXP 5
314 #define TGSI_OPCODE_LOG 6
315 #define TGSI_OPCODE_MUL 7
316 #define TGSI_OPCODE_ADD 8
317 #define TGSI_OPCODE_DP3 9
318 #define TGSI_OPCODE_DP4 10
319 #define TGSI_OPCODE_DST 11
320 #define TGSI_OPCODE_MIN 12
321 #define TGSI_OPCODE_MAX 13
322 #define TGSI_OPCODE_SLT 14
323 #define TGSI_OPCODE_SGE 15
324 #define TGSI_OPCODE_MAD 16
325 #define TGSI_OPCODE_SUB 17
326 #define TGSI_OPCODE_LRP 18
327 #define TGSI_OPCODE_FMA 19
328 #define TGSI_OPCODE_SQRT 20
329 #define TGSI_OPCODE_DP2A 21
330 /* gap */
331 #define TGSI_OPCODE_FRC 24
332 #define TGSI_OPCODE_CLAMP 25
333 #define TGSI_OPCODE_FLR 26
334 #define TGSI_OPCODE_ROUND 27
335 #define TGSI_OPCODE_EX2 28
336 #define TGSI_OPCODE_LG2 29
337 #define TGSI_OPCODE_POW 30
338 #define TGSI_OPCODE_XPD 31
339 /* gap */
340 #define TGSI_OPCODE_ABS 33
341 /* gap */
342 #define TGSI_OPCODE_DPH 35
343 #define TGSI_OPCODE_COS 36
344 #define TGSI_OPCODE_DDX 37
345 #define TGSI_OPCODE_DDY 38
346 #define TGSI_OPCODE_KILL 39 /* unconditional */
347 #define TGSI_OPCODE_PK2H 40
348 #define TGSI_OPCODE_PK2US 41
349 #define TGSI_OPCODE_PK4B 42
350 #define TGSI_OPCODE_PK4UB 43
351 /* gap */
352 #define TGSI_OPCODE_SEQ 45
353 /* gap */
354 #define TGSI_OPCODE_SGT 47
355 #define TGSI_OPCODE_SIN 48
356 #define TGSI_OPCODE_SLE 49
357 #define TGSI_OPCODE_SNE 50
358 /* gap */
359 #define TGSI_OPCODE_TEX 52
360 #define TGSI_OPCODE_TXD 53
361 #define TGSI_OPCODE_TXP 54
362 #define TGSI_OPCODE_UP2H 55
363 #define TGSI_OPCODE_UP2US 56
364 #define TGSI_OPCODE_UP4B 57
365 #define TGSI_OPCODE_UP4UB 58
366 /* gap */
367 #define TGSI_OPCODE_ARR 61
368 /* gap */
369 #define TGSI_OPCODE_CAL 63
370 #define TGSI_OPCODE_RET 64
371 #define TGSI_OPCODE_SSG 65 /* SGN */
372 #define TGSI_OPCODE_CMP 66
373 #define TGSI_OPCODE_SCS 67
374 #define TGSI_OPCODE_TXB 68
375 /* gap */
376 #define TGSI_OPCODE_DIV 70
377 #define TGSI_OPCODE_DP2 71
378 #define TGSI_OPCODE_TXL 72
379 #define TGSI_OPCODE_BRK 73
380 #define TGSI_OPCODE_IF 74
381 #define TGSI_OPCODE_UIF 75
382 #define TGSI_OPCODE_ELSE 77
383 #define TGSI_OPCODE_ENDIF 78
384
385 #define TGSI_OPCODE_DDX_FINE 79
386 #define TGSI_OPCODE_DDY_FINE 80
387
388 #define TGSI_OPCODE_PUSHA 81
389 #define TGSI_OPCODE_POPA 82
390 #define TGSI_OPCODE_CEIL 83
391 #define TGSI_OPCODE_I2F 84
392 #define TGSI_OPCODE_NOT 85
393 #define TGSI_OPCODE_TRUNC 86
394 #define TGSI_OPCODE_SHL 87
395 /* gap */
396 #define TGSI_OPCODE_AND 89
397 #define TGSI_OPCODE_OR 90
398 #define TGSI_OPCODE_MOD 91
399 #define TGSI_OPCODE_XOR 92
400 #define TGSI_OPCODE_SAD 93
401 #define TGSI_OPCODE_TXF 94
402 #define TGSI_OPCODE_TXQ 95
403 #define TGSI_OPCODE_CONT 96
404 #define TGSI_OPCODE_EMIT 97
405 #define TGSI_OPCODE_ENDPRIM 98
406 #define TGSI_OPCODE_BGNLOOP 99
407 #define TGSI_OPCODE_BGNSUB 100
408 #define TGSI_OPCODE_ENDLOOP 101
409 #define TGSI_OPCODE_ENDSUB 102
410 #define TGSI_OPCODE_TXQ_LZ 103 /* TXQ for mipmap level 0 */
411 #define TGSI_OPCODE_TXQS 104
412 /* gap */
413 #define TGSI_OPCODE_NOP 107
414
415 #define TGSI_OPCODE_FSEQ 108
416 #define TGSI_OPCODE_FSGE 109
417 #define TGSI_OPCODE_FSLT 110
418 #define TGSI_OPCODE_FSNE 111
419
420 /* gap */
421 #define TGSI_OPCODE_CALLNZ 113
422 /* gap */
423 #define TGSI_OPCODE_BREAKC 115
424 #define TGSI_OPCODE_KILL_IF 116 /* conditional kill */
425 #define TGSI_OPCODE_END 117 /* aka HALT */
426 #define TGSI_OPCODE_DFMA 118
427 #define TGSI_OPCODE_F2I 119
428 #define TGSI_OPCODE_IDIV 120
429 #define TGSI_OPCODE_IMAX 121
430 #define TGSI_OPCODE_IMIN 122
431 #define TGSI_OPCODE_INEG 123
432 #define TGSI_OPCODE_ISGE 124
433 #define TGSI_OPCODE_ISHR 125
434 #define TGSI_OPCODE_ISLT 126
435 #define TGSI_OPCODE_F2U 127
436 #define TGSI_OPCODE_U2F 128
437 #define TGSI_OPCODE_UADD 129
438 #define TGSI_OPCODE_UDIV 130
439 #define TGSI_OPCODE_UMAD 131
440 #define TGSI_OPCODE_UMAX 132
441 #define TGSI_OPCODE_UMIN 133
442 #define TGSI_OPCODE_UMOD 134
443 #define TGSI_OPCODE_UMUL 135
444 #define TGSI_OPCODE_USEQ 136
445 #define TGSI_OPCODE_USGE 137
446 #define TGSI_OPCODE_USHR 138
447 #define TGSI_OPCODE_USLT 139
448 #define TGSI_OPCODE_USNE 140
449 #define TGSI_OPCODE_SWITCH 141
450 #define TGSI_OPCODE_CASE 142
451 #define TGSI_OPCODE_DEFAULT 143
452 #define TGSI_OPCODE_ENDSWITCH 144
453
454 /* resource related opcodes */
455 #define TGSI_OPCODE_SAMPLE 145
456 #define TGSI_OPCODE_SAMPLE_I 146
457 #define TGSI_OPCODE_SAMPLE_I_MS 147
458 #define TGSI_OPCODE_SAMPLE_B 148
459 #define TGSI_OPCODE_SAMPLE_C 149
460 #define TGSI_OPCODE_SAMPLE_C_LZ 150
461 #define TGSI_OPCODE_SAMPLE_D 151
462 #define TGSI_OPCODE_SAMPLE_L 152
463 #define TGSI_OPCODE_GATHER4 153
464 #define TGSI_OPCODE_SVIEWINFO 154
465 #define TGSI_OPCODE_SAMPLE_POS 155
466 #define TGSI_OPCODE_SAMPLE_INFO 156
467
468 #define TGSI_OPCODE_UARL 157
469 #define TGSI_OPCODE_UCMP 158
470 #define TGSI_OPCODE_IABS 159
471 #define TGSI_OPCODE_ISSG 160
472
473 #define TGSI_OPCODE_LOAD 161
474 #define TGSI_OPCODE_STORE 162
475
476 #define TGSI_OPCODE_MFENCE 163
477 #define TGSI_OPCODE_LFENCE 164
478 #define TGSI_OPCODE_SFENCE 165
479 #define TGSI_OPCODE_BARRIER 166
480
481 #define TGSI_OPCODE_ATOMUADD 167
482 #define TGSI_OPCODE_ATOMXCHG 168
483 #define TGSI_OPCODE_ATOMCAS 169
484 #define TGSI_OPCODE_ATOMAND 170
485 #define TGSI_OPCODE_ATOMOR 171
486 #define TGSI_OPCODE_ATOMXOR 172
487 #define TGSI_OPCODE_ATOMUMIN 173
488 #define TGSI_OPCODE_ATOMUMAX 174
489 #define TGSI_OPCODE_ATOMIMIN 175
490 #define TGSI_OPCODE_ATOMIMAX 176
491
492 /* to be used for shadow cube map compares */
493 #define TGSI_OPCODE_TEX2 177
494 #define TGSI_OPCODE_TXB2 178
495 #define TGSI_OPCODE_TXL2 179
496
497 #define TGSI_OPCODE_IMUL_HI 180
498 #define TGSI_OPCODE_UMUL_HI 181
499
500 #define TGSI_OPCODE_TG4 182
501
502 #define TGSI_OPCODE_LODQ 183
503
504 #define TGSI_OPCODE_IBFE 184
505 #define TGSI_OPCODE_UBFE 185
506 #define TGSI_OPCODE_BFI 186
507 #define TGSI_OPCODE_BREV 187
508 #define TGSI_OPCODE_POPC 188
509 #define TGSI_OPCODE_LSB 189
510 #define TGSI_OPCODE_IMSB 190
511 #define TGSI_OPCODE_UMSB 191
512
513 #define TGSI_OPCODE_INTERP_CENTROID 192
514 #define TGSI_OPCODE_INTERP_SAMPLE 193
515 #define TGSI_OPCODE_INTERP_OFFSET 194
516
517 /* sm5 marked opcodes are supported in D3D11 optionally - also DMOV, DMOVC */
518 #define TGSI_OPCODE_F2D 195 /* SM5 */
519 #define TGSI_OPCODE_D2F 196
520 #define TGSI_OPCODE_DABS 197
521 #define TGSI_OPCODE_DNEG 198 /* SM5 */
522 #define TGSI_OPCODE_DADD 199 /* SM5 */
523 #define TGSI_OPCODE_DMUL 200 /* SM5 */
524 #define TGSI_OPCODE_DMAX 201 /* SM5 */
525 #define TGSI_OPCODE_DMIN 202 /* SM5 */
526 #define TGSI_OPCODE_DSLT 203 /* SM5 */
527 #define TGSI_OPCODE_DSGE 204 /* SM5 */
528 #define TGSI_OPCODE_DSEQ 205 /* SM5 */
529 #define TGSI_OPCODE_DSNE 206 /* SM5 */
530 #define TGSI_OPCODE_DRCP 207 /* eg, cayman */
531 #define TGSI_OPCODE_DSQRT 208 /* eg, cayman also has DRSQ */
532 #define TGSI_OPCODE_DMAD 209
533 #define TGSI_OPCODE_DFRAC 210 /* eg, cayman */
534 #define TGSI_OPCODE_DLDEXP 211 /* eg, cayman */
535 #define TGSI_OPCODE_DFRACEXP 212 /* eg, cayman */
536 #define TGSI_OPCODE_D2I 213
537 #define TGSI_OPCODE_I2D 214
538 #define TGSI_OPCODE_D2U 215
539 #define TGSI_OPCODE_U2D 216
540 #define TGSI_OPCODE_DRSQ 217 /* eg, cayman also has DRSQ */
541 #define TGSI_OPCODE_DTRUNC 218 /* nvc0 */
542 #define TGSI_OPCODE_DCEIL 219 /* nvc0 */
543 #define TGSI_OPCODE_DFLR 220 /* nvc0 */
544 #define TGSI_OPCODE_DROUND 221 /* nvc0 */
545 #define TGSI_OPCODE_DSSG 222
546 #define TGSI_OPCODE_LAST 223
547
548 /**
549 * Opcode is the operation code to execute. A given operation defines the
550 * semantics how the source registers (if any) are interpreted and what is
551 * written to the destination registers (if any) as a result of execution.
552 *
553 * NumDstRegs and NumSrcRegs is the number of destination and source registers,
554 * respectively. For a given operation code, those numbers are fixed and are
555 * present here only for convenience.
556 *
557 * If Predicate is TRUE, tgsi_instruction_predicate token immediately follows.
558 *
559 * Saturate controls how are final results in destination registers modified.
560 */
561
562 struct tgsi_instruction
563 {
564 unsigned Type : 4; /* TGSI_TOKEN_TYPE_INSTRUCTION */
565 unsigned NrTokens : 8; /* UINT */
566 unsigned Opcode : 8; /* TGSI_OPCODE_ */
567 unsigned Saturate : 1; /* BOOL */
568 unsigned NumDstRegs : 2; /* UINT */
569 unsigned NumSrcRegs : 4; /* UINT */
570 unsigned Predicate : 1; /* BOOL */
571 unsigned Label : 1;
572 unsigned Texture : 1;
573 unsigned Padding : 2;
574 };
575
576 /*
577 * If tgsi_instruction::Label is TRUE, tgsi_instruction_label follows.
578 *
579 * If tgsi_instruction::Texture is TRUE, tgsi_instruction_texture follows.
580 * if texture instruction has a number of offsets,
581 * then tgsi_instruction::Texture::NumOffset of tgsi_texture_offset follow.
582 *
583 * Then, tgsi_instruction::NumDstRegs of tgsi_dst_register follow.
584 *
585 * Then, tgsi_instruction::NumSrcRegs of tgsi_src_register follow.
586 *
587 * tgsi_instruction::NrTokens contains the total number of words that make the
588 * instruction, including the instruction word.
589 */
590
591 #define TGSI_SWIZZLE_X 0
592 #define TGSI_SWIZZLE_Y 1
593 #define TGSI_SWIZZLE_Z 2
594 #define TGSI_SWIZZLE_W 3
595
596 struct tgsi_instruction_label
597 {
598 unsigned Label : 24; /* UINT */
599 unsigned Padding : 8;
600 };
601
602 #define TGSI_TEXTURE_BUFFER 0
603 #define TGSI_TEXTURE_1D 1
604 #define TGSI_TEXTURE_2D 2
605 #define TGSI_TEXTURE_3D 3
606 #define TGSI_TEXTURE_CUBE 4
607 #define TGSI_TEXTURE_RECT 5
608 #define TGSI_TEXTURE_SHADOW1D 6
609 #define TGSI_TEXTURE_SHADOW2D 7
610 #define TGSI_TEXTURE_SHADOWRECT 8
611 #define TGSI_TEXTURE_1D_ARRAY 9
612 #define TGSI_TEXTURE_2D_ARRAY 10
613 #define TGSI_TEXTURE_SHADOW1D_ARRAY 11
614 #define TGSI_TEXTURE_SHADOW2D_ARRAY 12
615 #define TGSI_TEXTURE_SHADOWCUBE 13
616 #define TGSI_TEXTURE_2D_MSAA 14
617 #define TGSI_TEXTURE_2D_ARRAY_MSAA 15
618 #define TGSI_TEXTURE_CUBE_ARRAY 16
619 #define TGSI_TEXTURE_SHADOWCUBE_ARRAY 17
620 #define TGSI_TEXTURE_UNKNOWN 18
621 #define TGSI_TEXTURE_COUNT 19
622
623 struct tgsi_instruction_texture
624 {
625 unsigned Texture : 8; /* TGSI_TEXTURE_ */
626 unsigned NumOffsets : 4;
627 unsigned Padding : 20;
628 };
629
630 /* for texture offsets in GLSL and DirectX.
631 * Generally these always come from TGSI_FILE_IMMEDIATE,
632 * however DX11 appears to have the capability to do
633 * non-constant texture offsets.
634 */
635 struct tgsi_texture_offset
636 {
637 int Index : 16;
638 unsigned File : 4; /**< one of TGSI_FILE_x */
639 unsigned SwizzleX : 2; /* TGSI_SWIZZLE_x */
640 unsigned SwizzleY : 2; /* TGSI_SWIZZLE_x */
641 unsigned SwizzleZ : 2; /* TGSI_SWIZZLE_x */
642 unsigned Padding : 6;
643 };
644
645 /*
646 * For SM3, the following constraint applies.
647 * - Swizzle is either set to identity or replicate.
648 */
649 struct tgsi_instruction_predicate
650 {
651 int Index : 16; /* SINT */
652 unsigned SwizzleX : 2; /* TGSI_SWIZZLE_x */
653 unsigned SwizzleY : 2; /* TGSI_SWIZZLE_x */
654 unsigned SwizzleZ : 2; /* TGSI_SWIZZLE_x */
655 unsigned SwizzleW : 2; /* TGSI_SWIZZLE_x */
656 unsigned Negate : 1; /* BOOL */
657 unsigned Padding : 7;
658 };
659
660 /**
661 * File specifies the register array to access.
662 *
663 * Index specifies the element number of a register in the register file.
664 *
665 * If Indirect is TRUE, Index should be offset by the X component of the indirect
666 * register that follows. The register can be now fetched into local storage
667 * for further processing.
668 *
669 * If Negate is TRUE, all components of the fetched register are negated.
670 *
671 * The fetched register components are swizzled according to SwizzleX, SwizzleY,
672 * SwizzleZ and SwizzleW.
673 *
674 */
675
676 struct tgsi_src_register
677 {
678 unsigned File : 4; /* TGSI_FILE_ */
679 unsigned Indirect : 1; /* BOOL */
680 unsigned Dimension : 1; /* BOOL */
681 int Index : 16; /* SINT */
682 unsigned SwizzleX : 2; /* TGSI_SWIZZLE_ */
683 unsigned SwizzleY : 2; /* TGSI_SWIZZLE_ */
684 unsigned SwizzleZ : 2; /* TGSI_SWIZZLE_ */
685 unsigned SwizzleW : 2; /* TGSI_SWIZZLE_ */
686 unsigned Absolute : 1; /* BOOL */
687 unsigned Negate : 1; /* BOOL */
688 };
689
690 /**
691 * If tgsi_src_register::Indirect is TRUE, tgsi_ind_register follows.
692 *
693 * File, Index and Swizzle are handled the same as in tgsi_src_register.
694 *
695 * If ArrayID is zero the whole register file might be indirectly addressed,
696 * if not only the Declaration with this ArrayID is accessed by this operand.
697 *
698 */
699
700 struct tgsi_ind_register
701 {
702 unsigned File : 4; /* TGSI_FILE_ */
703 int Index : 16; /* SINT */
704 unsigned Swizzle : 2; /* TGSI_SWIZZLE_ */
705 unsigned ArrayID : 10; /* UINT */
706 };
707
708 /**
709 * If tgsi_src_register::Dimension is TRUE, tgsi_dimension follows.
710 */
711
712 struct tgsi_dimension
713 {
714 unsigned Indirect : 1; /* BOOL */
715 unsigned Dimension : 1; /* BOOL */
716 unsigned Padding : 14;
717 int Index : 16; /* SINT */
718 };
719
720 struct tgsi_dst_register
721 {
722 unsigned File : 4; /* TGSI_FILE_ */
723 unsigned WriteMask : 4; /* TGSI_WRITEMASK_ */
724 unsigned Indirect : 1; /* BOOL */
725 unsigned Dimension : 1; /* BOOL */
726 int Index : 16; /* SINT */
727 unsigned Padding : 6;
728 };
729
730
731 #ifdef __cplusplus
732 }
733 #endif
734
735 #endif /* P_SHADER_TOKENS_H */