projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
llvmpipe: Fix resource_is_texture.
[mesa.git] / src / mesa / drivers / dri / r300 / r300_state.c
1 /*
2 Copyright (C) The Weather Channel, Inc. 2002.
3 Copyright (C) 2004 Nicolai Haehnle.
4 All Rights Reserved.
5
6 The Weather Channel (TM) funded Tungsten Graphics to develop the
7 initial release of the Radeon 8500 driver under the XFree86 license.
8 This notice must be preserved.
9
10 Permission is hereby granted, free of charge, to any person obtaining
11 a copy of this software and associated documentation files (the
12 "Software"), to deal in the Software without restriction, including
13 without limitation the rights to use, copy, modify, merge, publish,
14 distribute, sublicense, and/or sell copies of the Software, and to
15 permit persons to whom the Software is furnished to do so, subject to
16 the following conditions:
17
18 The above copyright notice and this permission notice (including the
19 next paragraph) shall be included in all copies or substantial
20 portions of the Software.
21
22 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
23 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
24 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
25 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
26 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
27 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
28 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
29
30 **************************************************************************/
31
32 /**
33 * \file
34 *
35 * \author Nicolai Haehnle <prefect_@gmx.net>
36 */
37
38 #include "main/glheader.h"
39 #include "main/state.h"
40 #include "main/imports.h"
41 #include "main/enums.h"
42 #include "main/macros.h"
43 #include "main/context.h"
44 #include "main/dd.h"
45 #include "main/framebuffer.h"
46 #include "main/simple_list.h"
47 #include "main/api_arrayelt.h"
48
49 #include "drivers/common/meta.h"
50 #include "swrast/swrast.h"
51 #include "swrast_setup/swrast_setup.h"
52 #include "shader/prog_parameter.h"
53 #include "shader/prog_statevars.h"
54 #include "vbo/vbo.h"
55 #include "tnl/tnl.h"
56
57 #include "r300_context.h"
58 #include "r300_state.h"
59 #include "r300_reg.h"
60 #include "r300_emit.h"
61 #include "r300_fragprog_common.h"
62 #include "r300_render.h"
63 #include "r300_vertprog.h"
64
65 static void r300BlendColor(GLcontext * ctx, const GLfloat cf[4])
66 {
67 r300ContextPtr rmesa = R300_CONTEXT(ctx);
68
69 R300_STATECHANGE(rmesa, blend_color);
70
71 if (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515) {
72 GLuint r = IROUND(cf[0]*1023.0f);
73 GLuint g = IROUND(cf[1]*1023.0f);
74 GLuint b = IROUND(cf[2]*1023.0f);
75 GLuint a = IROUND(cf[3]*1023.0f);
76
77 rmesa->hw.blend_color.cmd[1] = r | (a << 16);
78 rmesa->hw.blend_color.cmd[2] = b | (g << 16);
79 } else {
80 GLubyte color[4];
81 CLAMPED_FLOAT_TO_UBYTE(color[0], cf[0]);
82 CLAMPED_FLOAT_TO_UBYTE(color[1], cf[1]);
83 CLAMPED_FLOAT_TO_UBYTE(color[2], cf[2]);
84 CLAMPED_FLOAT_TO_UBYTE(color[3], cf[3]);
85
86 rmesa->hw.blend_color.cmd[1] = PACK_COLOR_8888(color[3], color[0],
87 color[1], color[2]);
88 }
89 }
90
91 /**
92 * Calculate the hardware blend factor setting. This same function is used
93 * for source and destination of both alpha and RGB.
94 *
95 * \returns
96 * The hardware register value for the specified blend factor. This value
97 * will need to be shifted into the correct position for either source or
98 * destination factor.
99 *
100 * \todo
101 * Since the two cases where source and destination are handled differently
102 * are essentially error cases, they should never happen. Determine if these
103 * cases can be removed.
104 */
105 static int blend_factor(GLenum factor, GLboolean is_src)
106 {
107 switch (factor) {
108 case GL_ZERO:
109 return R300_BLEND_GL_ZERO;
110 break;
111 case GL_ONE:
112 return R300_BLEND_GL_ONE;
113 break;
114 case GL_DST_COLOR:
115 return R300_BLEND_GL_DST_COLOR;
116 break;
117 case GL_ONE_MINUS_DST_COLOR:
118 return R300_BLEND_GL_ONE_MINUS_DST_COLOR;
119 break;
120 case GL_SRC_COLOR:
121 return R300_BLEND_GL_SRC_COLOR;
122 break;
123 case GL_ONE_MINUS_SRC_COLOR:
124 return R300_BLEND_GL_ONE_MINUS_SRC_COLOR;
125 break;
126 case GL_SRC_ALPHA:
127 return R300_BLEND_GL_SRC_ALPHA;
128 break;
129 case GL_ONE_MINUS_SRC_ALPHA:
130 return R300_BLEND_GL_ONE_MINUS_SRC_ALPHA;
131 break;
132 case GL_DST_ALPHA:
133 return R300_BLEND_GL_DST_ALPHA;
134 break;
135 case GL_ONE_MINUS_DST_ALPHA:
136 return R300_BLEND_GL_ONE_MINUS_DST_ALPHA;
137 break;
138 case GL_SRC_ALPHA_SATURATE:
139 return (is_src) ? R300_BLEND_GL_SRC_ALPHA_SATURATE :
140 R300_BLEND_GL_ZERO;
141 break;
142 case GL_CONSTANT_COLOR:
143 return R300_BLEND_GL_CONST_COLOR;
144 break;
145 case GL_ONE_MINUS_CONSTANT_COLOR:
146 return R300_BLEND_GL_ONE_MINUS_CONST_COLOR;
147 break;
148 case GL_CONSTANT_ALPHA:
149 return R300_BLEND_GL_CONST_ALPHA;
150 break;
151 case GL_ONE_MINUS_CONSTANT_ALPHA:
152 return R300_BLEND_GL_ONE_MINUS_CONST_ALPHA;
153 break;
154 default:
155 fprintf(stderr, "unknown blend factor %x\n", factor);
156 return (is_src) ? R300_BLEND_GL_ONE : R300_BLEND_GL_ZERO;
157 break;
158 }
159 }
160
161 /**
162 * Sets both the blend equation and the blend function.
163 * This is done in a single
164 * function because some blend equations (i.e., \c GL_MIN and \c GL_MAX)
165 * change the interpretation of the blend function.
166 * Also, make sure that blend function and blend equation are set to their
167 * default value if color blending is not enabled, since at least blend
168 * equations GL_MIN and GL_FUNC_REVERSE_SUBTRACT will cause wrong results
169 * otherwise for unknown reasons.
170 */
171
172 /* helper function */
173 static void r300SetBlendCntl(r300ContextPtr r300, int func, int eqn,
174 int cbits, int funcA, int eqnA)
175 {
176 GLuint new_ablend, new_cblend;
177
178 #if 0
179 fprintf(stderr,
180 "eqnA=%08x funcA=%08x eqn=%08x func=%08x cbits=%08x\n",
181 eqnA, funcA, eqn, func, cbits);
182 #endif
183 new_ablend = eqnA | funcA;
184 new_cblend = eqn | func;
185
186 /* Some blend factor combinations don't seem to work when the
187 * BLEND_NO_SEPARATE bit is set.
188 *
189 * Especially problematic candidates are the ONE_MINUS_* flags,
190 * but I can't see a real pattern.
191 */
192 #if 0
193 if (new_ablend == new_cblend) {
194 new_cblend |= R300_DISCARD_SRC_PIXELS_SRC_ALPHA_0;
195 }
196 #endif
197 new_cblend |= cbits;
198
199 if ((new_ablend != r300->hw.bld.cmd[R300_BLD_ABLEND]) ||
200 (new_cblend != r300->hw.bld.cmd[R300_BLD_CBLEND])) {
201 R300_STATECHANGE(r300, bld);
202 r300->hw.bld.cmd[R300_BLD_ABLEND] = new_ablend;
203 r300->hw.bld.cmd[R300_BLD_CBLEND] = new_cblend;
204 }
205 }
206
207 static void r300SetBlendState(GLcontext * ctx)
208 {
209 r300ContextPtr r300 = R300_CONTEXT(ctx);
210 int func = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
211 (R300_BLEND_GL_ZERO << R300_DST_BLEND_SHIFT);
212 int eqn = R300_COMB_FCN_ADD_CLAMP;
213 int funcA = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
214 (R300_BLEND_GL_ZERO << R300_DST_BLEND_SHIFT);
215 int eqnA = R300_COMB_FCN_ADD_CLAMP;
216
217 if (RGBA_LOGICOP_ENABLED(ctx) || !ctx->Color.BlendEnabled) {
218 r300SetBlendCntl(r300, func, eqn, 0, func, eqn);
219 return;
220 }
221
222 func =
223 (blend_factor(ctx->Color.BlendSrcRGB, GL_TRUE) <<
224 R300_SRC_BLEND_SHIFT) | (blend_factor(ctx->Color.BlendDstRGB,
225 GL_FALSE) <<
226 R300_DST_BLEND_SHIFT);
227
228 switch (ctx->Color.BlendEquationRGB) {
229 case GL_FUNC_ADD:
230 eqn = R300_COMB_FCN_ADD_CLAMP;
231 break;
232
233 case GL_FUNC_SUBTRACT:
234 eqn = R300_COMB_FCN_SUB_CLAMP;
235 break;
236
237 case GL_FUNC_REVERSE_SUBTRACT:
238 eqn = R300_COMB_FCN_RSUB_CLAMP;
239 break;
240
241 case GL_MIN:
242 eqn = R300_COMB_FCN_MIN;
243 func = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
244 (R300_BLEND_GL_ONE << R300_DST_BLEND_SHIFT);
245 break;
246
247 case GL_MAX:
248 eqn = R300_COMB_FCN_MAX;
249 func = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
250 (R300_BLEND_GL_ONE << R300_DST_BLEND_SHIFT);
251 break;
252
253 default:
254 fprintf(stderr,
255 "[%s:%u] Invalid RGB blend equation (0x%04x).\n",
256 __FUNCTION__, __LINE__, ctx->Color.BlendEquationRGB);
257 return;
258 }
259
260 funcA =
261 (blend_factor(ctx->Color.BlendSrcA, GL_TRUE) <<
262 R300_SRC_BLEND_SHIFT) | (blend_factor(ctx->Color.BlendDstA,
263 GL_FALSE) <<
264 R300_DST_BLEND_SHIFT);
265
266 switch (ctx->Color.BlendEquationA) {
267 case GL_FUNC_ADD:
268 eqnA = R300_COMB_FCN_ADD_CLAMP;
269 break;
270
271 case GL_FUNC_SUBTRACT:
272 eqnA = R300_COMB_FCN_SUB_CLAMP;
273 break;
274
275 case GL_FUNC_REVERSE_SUBTRACT:
276 eqnA = R300_COMB_FCN_RSUB_CLAMP;
277 break;
278
279 case GL_MIN:
280 eqnA = R300_COMB_FCN_MIN;
281 funcA = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
282 (R300_BLEND_GL_ONE << R300_DST_BLEND_SHIFT);
283 break;
284
285 case GL_MAX:
286 eqnA = R300_COMB_FCN_MAX;
287 funcA = (R300_BLEND_GL_ONE << R300_SRC_BLEND_SHIFT) |
288 (R300_BLEND_GL_ONE << R300_DST_BLEND_SHIFT);
289 break;
290
291 default:
292 fprintf(stderr,
293 "[%s:%u] Invalid A blend equation (0x%04x).\n",
294 __FUNCTION__, __LINE__, ctx->Color.BlendEquationA);
295 return;
296 }
297
298 r300SetBlendCntl(r300,
299 func, eqn,
300 (R300_SEPARATE_ALPHA_ENABLE |
301 R300_READ_ENABLE |
302 R300_ALPHA_BLEND_ENABLE), funcA, eqnA);
303 }
304
305 static void r300BlendEquationSeparate(GLcontext * ctx,
306 GLenum modeRGB, GLenum modeA)
307 {
308 r300SetBlendState(ctx);
309 }
310
311 static void r300BlendFuncSeparate(GLcontext * ctx,
312 GLenum sfactorRGB, GLenum dfactorRGB,
313 GLenum sfactorA, GLenum dfactorA)
314 {
315 r300SetBlendState(ctx);
316 }
317
318 /**
319 * Translate LogicOp enums into hardware representation.
320 * Both use a very logical bit-wise layout, but unfortunately the order
321 * of bits is reversed.
322 */
323 static GLuint translate_logicop(GLenum logicop)
324 {
325 GLuint bits = logicop - GL_CLEAR;
326 bits = ((bits & 1) << 3) | ((bits & 2) << 1) | ((bits & 4) >> 1) | ((bits & 8) >> 3);
327 return bits << R300_RB3D_ROPCNTL_ROP_SHIFT;
328 }
329
330 /**
331 * Used internally to update the r300->hw hardware state to match the
332 * current OpenGL state.
333 */
334 static void r300SetLogicOpState(GLcontext *ctx)
335 {
336 r300ContextPtr r300 = R300_CONTEXT(ctx);
337 R300_STATECHANGE(r300, rop);
338 if (RGBA_LOGICOP_ENABLED(ctx)) {
339 r300->hw.rop.cmd[1] = R300_RB3D_ROPCNTL_ROP_ENABLE |
340 translate_logicop(ctx->Color.LogicOp);
341 } else {
342 r300->hw.rop.cmd[1] = 0;
343 }
344 }
345
346 /**
347 * Called by Mesa when an application program changes the LogicOp state
348 * via glLogicOp.
349 */
350 static void r300LogicOpcode(GLcontext *ctx, GLenum logicop)
351 {
352 if (RGBA_LOGICOP_ENABLED(ctx))
353 r300SetLogicOpState(ctx);
354 }
355
356 static void r300ClipPlane( GLcontext *ctx, GLenum plane, const GLfloat *eq )
357 {
358 r300ContextPtr rmesa = R300_CONTEXT(ctx);
359 GLint p;
360 GLint *ip;
361
362 /* no VAP UCP on non-TCL chipsets */
363 if (!rmesa->options.hw_tcl_enabled)
364 return;
365
366 p = (GLint) plane - (GLint) GL_CLIP_PLANE0;
367 ip = (GLint *)ctx->Transform._ClipUserPlane[p];
368
369 R300_STATECHANGE( rmesa, vpucp[p] );
370 rmesa->hw.vpucp[p].cmd[R300_VPUCP_X] = ip[0];
371 rmesa->hw.vpucp[p].cmd[R300_VPUCP_Y] = ip[1];
372 rmesa->hw.vpucp[p].cmd[R300_VPUCP_Z] = ip[2];
373 rmesa->hw.vpucp[p].cmd[R300_VPUCP_W] = ip[3];
374 }
375
376 static void r300SetClipPlaneState(GLcontext * ctx, GLenum cap, GLboolean state)
377 {
378 r300ContextPtr r300 = R300_CONTEXT(ctx);
379 GLuint p;
380
381 /* no VAP UCP on non-TCL chipsets */
382 if (!r300->options.hw_tcl_enabled)
383 return;
384
385 p = cap - GL_CLIP_PLANE0;
386 R300_STATECHANGE(r300, vap_clip_cntl);
387 if (state) {
388 r300->hw.vap_clip_cntl.cmd[1] |= (R300_VAP_UCP_ENABLE_0 << p);
389 r300ClipPlane(ctx, cap, NULL);
390 } else {
391 r300->hw.vap_clip_cntl.cmd[1] &= ~(R300_VAP_UCP_ENABLE_0 << p);
392 }
393 }
394
395 /**
396 * Update our tracked culling state based on Mesa's state.
397 */
398 static void r300UpdateCulling(GLcontext * ctx)
399 {
400 r300ContextPtr r300 = R300_CONTEXT(ctx);
401 uint32_t val = 0;
402
403 if (ctx->Polygon.CullFlag) {
404 switch (ctx->Polygon.CullFaceMode) {
405 case GL_FRONT:
406 val = R300_CULL_FRONT;
407 break;
408 case GL_BACK:
409 val = R300_CULL_BACK;
410 break;
411 case GL_FRONT_AND_BACK:
412 val = R300_CULL_FRONT | R300_CULL_BACK;
413 break;
414 default:
415 break;
416 }
417 }
418
419 switch (ctx->Polygon.FrontFace) {
420 case GL_CW:
421 val |= R300_FRONT_FACE_CW;
422 break;
423 case GL_CCW:
424 val |= R300_FRONT_FACE_CCW;
425 break;
426 default:
427 break;
428 }
429
430 /* Winding is inverted when rendering to FBO */
431 if (ctx->DrawBuffer && ctx->DrawBuffer->Name)
432 val ^= R300_FRONT_FACE_CW;
433
434 R300_STATECHANGE(r300, cul);
435 r300->hw.cul.cmd[R300_CUL_CULL] = val;
436 }
437
438 static void r300SetPolygonOffsetState(GLcontext * ctx, GLboolean state)
439 {
440 r300ContextPtr r300 = R300_CONTEXT(ctx);
441
442 R300_STATECHANGE(r300, occlusion_cntl);
443 if (state) {
444 r300->hw.occlusion_cntl.cmd[1] |= (3 << 0);
445 } else {
446 r300->hw.occlusion_cntl.cmd[1] &= ~(3 << 0);
447 }
448 }
449
450 static GLboolean current_fragment_program_writes_depth(GLcontext* ctx)
451 {
452 r300ContextPtr r300 = R300_CONTEXT(ctx);
453
454 return ctx->FragmentProgram._Current && r300->selected_fp->code.writes_depth;
455 }
456
457 static void r300SetEarlyZState(GLcontext * ctx)
458 {
459 r300ContextPtr r300 = R300_CONTEXT(ctx);
460 GLuint topZ = R300_ZTOP_ENABLE;
461 GLuint w_fmt, fgdepthsrc;
462
463 if (ctx->Color.AlphaEnabled && ctx->Color.AlphaFunc != GL_ALWAYS)
464 topZ = R300_ZTOP_DISABLE;
465 else if (current_fragment_program_writes_depth(ctx))
466 topZ = R300_ZTOP_DISABLE;
467 else if (ctx->FragmentProgram._Current && ctx->FragmentProgram._Current->UsesKill)
468 topZ = R300_ZTOP_DISABLE;
469 else if (r300->radeon.query.current)
470 topZ = R300_ZTOP_DISABLE;
471
472 if (topZ != r300->hw.zstencil_format.cmd[2]) {
473 /* Note: This completely reemits the stencil format.
474 * I have not tested whether this is strictly necessary,
475 * or if emitting a write to ZB_ZTOP is enough.
476 */
477 R300_STATECHANGE(r300, zstencil_format);
478 r300->hw.zstencil_format.cmd[2] = topZ;
479 }
480
481 /* w_fmt value is set to get best performance
482 * see p.130 R5xx 3D acceleration guide v1.3 */
483 if (current_fragment_program_writes_depth(ctx)) {
484 fgdepthsrc = R300_FG_DEPTH_SRC_SHADER;
485 w_fmt = R300_W_FMT_W24 | R300_W_SRC_US;
486 } else {
487 fgdepthsrc = R300_FG_DEPTH_SRC_SCAN;
488 w_fmt = R300_W_FMT_W0 | R300_W_SRC_US;
489 }
490
491 if (w_fmt != r300->hw.us_out_fmt.cmd[5]) {
492 R300_STATECHANGE(r300, us_out_fmt);
493 r300->hw.us_out_fmt.cmd[5] = w_fmt;
494 }
495
496 if (fgdepthsrc != r300->hw.fg_depth_src.cmd[1]) {
497 R300_STATECHANGE(r300, fg_depth_src);
498 r300->hw.fg_depth_src.cmd[1] = fgdepthsrc;
499 }
500 }
501
502 static void r300SetAlphaState(GLcontext * ctx)
503 {
504 r300ContextPtr r300 = R300_CONTEXT(ctx);
505 GLubyte refByte;
506 uint32_t pp_misc = 0x0;
507 GLboolean really_enabled = ctx->Color.AlphaEnabled;
508
509 CLAMPED_FLOAT_TO_UBYTE(refByte, ctx->Color.AlphaRef);
510
511 switch (ctx->Color.AlphaFunc) {
512 case GL_NEVER:
513 pp_misc |= R300_FG_ALPHA_FUNC_NEVER;
514 break;
515 case GL_LESS:
516 pp_misc |= R300_FG_ALPHA_FUNC_LESS;
517 break;
518 case GL_EQUAL:
519 pp_misc |= R300_FG_ALPHA_FUNC_EQUAL;
520 break;
521 case GL_LEQUAL:
522 pp_misc |= R300_FG_ALPHA_FUNC_LE;
523 break;
524 case GL_GREATER:
525 pp_misc |= R300_FG_ALPHA_FUNC_GREATER;
526 break;
527 case GL_NOTEQUAL:
528 pp_misc |= R300_FG_ALPHA_FUNC_NOTEQUAL;
529 break;
530 case GL_GEQUAL:
531 pp_misc |= R300_FG_ALPHA_FUNC_GE;
532 break;
533 case GL_ALWAYS:
534 /*pp_misc |= FG_ALPHA_FUNC_ALWAYS; */
535 really_enabled = GL_FALSE;
536 break;
537 }
538
539 if (really_enabled) {
540 pp_misc |= R300_FG_ALPHA_FUNC_ENABLE;
541 pp_misc |= R500_FG_ALPHA_FUNC_8BIT;
542 pp_misc |= (refByte & R300_FG_ALPHA_FUNC_VAL_MASK);
543 } else {
544 pp_misc = 0x0;
545 }
546
547 R300_STATECHANGE(r300, at);
548 r300->hw.at.cmd[R300_AT_ALPHA_TEST] = pp_misc;
549 r300->hw.at.cmd[R300_AT_UNKNOWN] = 0;
550 }
551
552 static void r300AlphaFunc(GLcontext * ctx, GLenum func, GLfloat ref)
553 {
554 (void)func;
555 (void)ref;
556 r300SetAlphaState(ctx);
557 }
558
559 static int translate_func(int func)
560 {
561 switch (func) {
562 case GL_NEVER:
563 return R300_ZS_NEVER;
564 case GL_LESS:
565 return R300_ZS_LESS;
566 case GL_EQUAL:
567 return R300_ZS_EQUAL;
568 case GL_LEQUAL:
569 return R300_ZS_LEQUAL;
570 case GL_GREATER:
571 return R300_ZS_GREATER;
572 case GL_NOTEQUAL:
573 return R300_ZS_NOTEQUAL;
574 case GL_GEQUAL:
575 return R300_ZS_GEQUAL;
576 case GL_ALWAYS:
577 return R300_ZS_ALWAYS;
578 }
579 return 0;
580 }
581
582 static void r300SetDepthState(GLcontext * ctx)
583 {
584 r300ContextPtr r300 = R300_CONTEXT(ctx);
585
586 R300_STATECHANGE(r300, zs);
587 r300->hw.zs.cmd[R300_ZS_CNTL_0] &= (R300_STENCIL_ENABLE |
588 R300_STENCIL_FRONT_BACK |
589 R500_STENCIL_REFMASK_FRONT_BACK);
590 r300->hw.zs.cmd[R300_ZS_CNTL_1] &= ~(R300_ZS_MASK << R300_Z_FUNC_SHIFT);
591
592 if (ctx->Depth.Test && ctx->DrawBuffer->_DepthBuffer) {
593 r300->hw.zs.cmd[R300_ZS_CNTL_0] |= R300_Z_ENABLE;
594 if (ctx->Depth.Mask)
595 r300->hw.zs.cmd[R300_ZS_CNTL_0] |= R300_Z_WRITE_ENABLE;
596 r300->hw.zs.cmd[R300_ZS_CNTL_1] |=
597 translate_func(ctx->Depth.Func) << R300_Z_FUNC_SHIFT;
598 }
599 }
600
601 static void r300CatchStencilFallback(GLcontext *ctx)
602 {
603 r300ContextPtr rmesa = R300_CONTEXT(ctx);
604 const unsigned back = ctx->Stencil._BackFace;
605
606 if (rmesa->radeon.radeonScreen->kernel_mm &&
607 (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515)) {
608 r300SwitchFallback(ctx, R300_FALLBACK_STENCIL_TWOSIDE, GL_FALSE);
609 } else if (ctx->Stencil._Enabled &&
610 (ctx->Stencil.Ref[0] != ctx->Stencil.Ref[back]
611 || ctx->Stencil.ValueMask[0] != ctx->Stencil.ValueMask[back]
612 || ctx->Stencil.WriteMask[0] != ctx->Stencil.WriteMask[back])) {
613 r300SwitchFallback(ctx, R300_FALLBACK_STENCIL_TWOSIDE, GL_TRUE);
614 } else {
615 r300SwitchFallback(ctx, R300_FALLBACK_STENCIL_TWOSIDE, GL_FALSE);
616 }
617 }
618
619 static void r300SetStencilState(GLcontext * ctx, GLboolean state)
620 {
621 r300ContextPtr r300 = R300_CONTEXT(ctx);
622 GLboolean hw_stencil = GL_FALSE;
623
624 r300CatchStencilFallback(ctx);
625
626 if (ctx->DrawBuffer) {
627 struct radeon_renderbuffer *rrbStencil
628 = radeon_get_renderbuffer(ctx->DrawBuffer, BUFFER_STENCIL);
629 hw_stencil = (rrbStencil && rrbStencil->bo);
630 }
631
632 if (hw_stencil) {
633 R300_STATECHANGE(r300, zs);
634 if (state) {
635 r300->hw.zs.cmd[R300_ZS_CNTL_0] |=
636 R300_STENCIL_ENABLE;
637 } else {
638 r300->hw.zs.cmd[R300_ZS_CNTL_0] &=
639 ~R300_STENCIL_ENABLE;
640 }
641 }
642 }
643
644 static void r300UpdatePolygonMode(GLcontext * ctx)
645 {
646 r300ContextPtr r300 = R300_CONTEXT(ctx);
647 uint32_t hw_mode = R300_GA_POLY_MODE_DISABLE;
648
649 /* Only do something if a polygon mode is wanted, default is GL_FILL */
650 if (ctx->Polygon.FrontMode != GL_FILL ||
651 ctx->Polygon.BackMode != GL_FILL) {
652 GLenum f, b;
653
654 /* Handle GL_CW (clock wise and GL_CCW (counter clock wise)
655 * correctly by selecting the correct front and back face
656 */
657 if (ctx->Polygon.FrontFace == GL_CCW) {
658 f = ctx->Polygon.FrontMode;
659 b = ctx->Polygon.BackMode;
660 } else {
661 f = ctx->Polygon.BackMode;
662 b = ctx->Polygon.FrontMode;
663 }
664
665 /* Enable polygon mode */
666 hw_mode |= R300_GA_POLY_MODE_DUAL;
667
668 switch (f) {
669 case GL_LINE:
670 hw_mode |= R300_GA_POLY_MODE_FRONT_PTYPE_LINE;
671 break;
672 case GL_POINT:
673 hw_mode |= R300_GA_POLY_MODE_FRONT_PTYPE_POINT;
674 break;
675 case GL_FILL:
676 hw_mode |= R300_GA_POLY_MODE_FRONT_PTYPE_TRI;
677 break;
678 }
679
680 switch (b) {
681 case GL_LINE:
682 hw_mode |= R300_GA_POLY_MODE_BACK_PTYPE_LINE;
683 break;
684 case GL_POINT:
685 hw_mode |= R300_GA_POLY_MODE_BACK_PTYPE_POINT;
686 break;
687 case GL_FILL:
688 hw_mode |= R300_GA_POLY_MODE_BACK_PTYPE_TRI;
689 break;
690 }
691 }
692
693 if (r300->hw.polygon_mode.cmd[1] != hw_mode) {
694 R300_STATECHANGE(r300, polygon_mode);
695 r300->hw.polygon_mode.cmd[1] = hw_mode;
696 }
697
698 r300->hw.polygon_mode.cmd[2] = 0x00000001;
699 r300->hw.polygon_mode.cmd[3] = 0x00000000;
700 }
701
702 /**
703 * Change the culling mode.
704 *
705 * \note Mesa already filters redundant calls to this function.
706 */
707 static void r300CullFace(GLcontext * ctx, GLenum mode)
708 {
709 (void)mode;
710
711 r300UpdateCulling(ctx);
712 }
713
714 /**
715 * Change the polygon orientation.
716 *
717 * \note Mesa already filters redundant calls to this function.
718 */
719 static void r300FrontFace(GLcontext * ctx, GLenum mode)
720 {
721 (void)mode;
722
723 r300UpdateCulling(ctx);
724 r300UpdatePolygonMode(ctx);
725 }
726
727 /**
728 * Change the depth testing function.
729 *
730 * \note Mesa already filters redundant calls to this function.
731 */
732 static void r300DepthFunc(GLcontext * ctx, GLenum func)
733 {
734 (void)func;
735 r300SetDepthState(ctx);
736 }
737
738 /**
739 * Enable/Disable depth writing.
740 *
741 * \note Mesa already filters redundant calls to this function.
742 */
743 static void r300DepthMask(GLcontext * ctx, GLboolean mask)
744 {
745 (void)mask;
746 r300SetDepthState(ctx);
747 }
748
749 /**
750 * Handle glColorMask()
751 */
752 static void r300ColorMask(GLcontext * ctx,
753 GLboolean r, GLboolean g, GLboolean b, GLboolean a)
754 {
755 r300ContextPtr r300 = R300_CONTEXT(ctx);
756 int mask = (r ? RB3D_COLOR_CHANNEL_MASK_RED_MASK0 : 0) |
757 (g ? RB3D_COLOR_CHANNEL_MASK_GREEN_MASK0 : 0) |
758 (b ? RB3D_COLOR_CHANNEL_MASK_BLUE_MASK0 : 0) |
759 (a ? RB3D_COLOR_CHANNEL_MASK_ALPHA_MASK0 : 0);
760
761 if (mask != r300->hw.cmk.cmd[R300_CMK_COLORMASK]) {
762 R300_STATECHANGE(r300, cmk);
763 r300->hw.cmk.cmd[R300_CMK_COLORMASK] = mask;
764 }
765 }
766
767 /* =============================================================
768 * Point state
769 */
770 static void r300PointSize(GLcontext * ctx, GLfloat size)
771 {
772 r300ContextPtr r300 = R300_CONTEXT(ctx);
773
774 /* We need to clamp to user defined range here, because
775 * the HW clamping happens only for per vertex point size. */
776 size = CLAMP(size, ctx->Point.MinSize, ctx->Point.MaxSize);
777
778 /* same size limits for AA, non-AA points */
779 size = CLAMP(size, ctx->Const.MinPointSize, ctx->Const.MaxPointSize);
780
781 R300_STATECHANGE(r300, ps);
782 r300->hw.ps.cmd[R300_PS_POINTSIZE] =
783 ((int)(size * 6) << R300_POINTSIZE_X_SHIFT) |
784 ((int)(size * 6) << R300_POINTSIZE_Y_SHIFT);
785 }
786
787 static void r300PointParameter(GLcontext * ctx, GLenum pname, const GLfloat * param)
788 {
789 r300ContextPtr r300 = R300_CONTEXT(ctx);
790
791 switch (pname) {
792 case GL_POINT_SIZE_MIN:
793 R300_STATECHANGE(r300, ga_point_minmax);
794 r300->hw.ga_point_minmax.cmd[1] &= ~R300_GA_POINT_MINMAX_MIN_MASK;
795 r300->hw.ga_point_minmax.cmd[1] |= (GLuint)(ctx->Point.MinSize * 6.0);
796 r300PointSize(ctx, ctx->Point.Size);
797 break;
798 case GL_POINT_SIZE_MAX:
799 R300_STATECHANGE(r300, ga_point_minmax);
800 r300->hw.ga_point_minmax.cmd[1] &= ~R300_GA_POINT_MINMAX_MAX_MASK;
801 r300->hw.ga_point_minmax.cmd[1] |= (GLuint)(ctx->Point.MaxSize * 6.0)
802 << R300_GA_POINT_MINMAX_MAX_SHIFT;
803 r300PointSize(ctx, ctx->Point.Size);
804 break;
805 case GL_POINT_DISTANCE_ATTENUATION:
806 break;
807 case GL_POINT_FADE_THRESHOLD_SIZE:
808 break;
809 default:
810 break;
811 }
812 }
813
814 /* =============================================================
815 * Line state
816 */
817 static void r300LineWidth(GLcontext * ctx, GLfloat widthf)
818 {
819 r300ContextPtr r300 = R300_CONTEXT(ctx);
820
821 widthf = CLAMP(widthf,
822 ctx->Const.MinPointSize,
823 ctx->Const.MaxPointSize);
824 R300_STATECHANGE(r300, lcntl);
825 r300->hw.lcntl.cmd[1] =
826 R300_LINE_CNT_HO | R300_LINE_CNT_VE | (int)(widthf * 6.0);
827 }
828
829 static void r300PolygonMode(GLcontext * ctx, GLenum face, GLenum mode)
830 {
831 (void)face;
832 (void)mode;
833
834 r300UpdatePolygonMode(ctx);
835 }
836
837 /* =============================================================
838 * Stencil
839 */
840
841 static int translate_stencil_op(int op)
842 {
843 switch (op) {
844 case GL_KEEP:
845 return R300_ZS_KEEP;
846 case GL_ZERO:
847 return R300_ZS_ZERO;
848 case GL_REPLACE:
849 return R300_ZS_REPLACE;
850 case GL_INCR:
851 return R300_ZS_INCR;
852 case GL_DECR:
853 return R300_ZS_DECR;
854 case GL_INCR_WRAP_EXT:
855 return R300_ZS_INCR_WRAP;
856 case GL_DECR_WRAP_EXT:
857 return R300_ZS_DECR_WRAP;
858 case GL_INVERT:
859 return R300_ZS_INVERT;
860 default:
861 WARN_ONCE("Do not know how to translate stencil op");
862 return R300_ZS_KEEP;
863 }
864 return 0;
865 }
866
867 static void r300ShadeModel(GLcontext * ctx, GLenum mode)
868 {
869 r300ContextPtr rmesa = R300_CONTEXT(ctx);
870
871 R300_STATECHANGE(rmesa, shade);
872 rmesa->hw.shade.cmd[1] = 0x00000002;
873 R300_STATECHANGE(rmesa, shade2);
874 switch (mode) {
875 case GL_FLAT:
876 rmesa->hw.shade2.cmd[1] = R300_RE_SHADE_MODEL_FLAT;
877 break;
878 case GL_SMOOTH:
879 rmesa->hw.shade2.cmd[1] = R300_RE_SHADE_MODEL_SMOOTH;
880 break;
881 default:
882 return;
883 }
884 rmesa->hw.shade2.cmd[2] = 0x00000000;
885 rmesa->hw.shade2.cmd[3] = 0x00000000;
886 }
887
888 static void r300StencilFuncSeparate(GLcontext * ctx, GLenum face,
889 GLenum func, GLint ref, GLuint mask)
890 {
891 r300ContextPtr rmesa = R300_CONTEXT(ctx);
892 GLuint refmask;
893 GLuint flag;
894 const unsigned back = ctx->Stencil._BackFace;
895
896 r300CatchStencilFallback(ctx);
897
898 refmask = ((ctx->Stencil.Ref[0] & 0xff) << R300_STENCILREF_SHIFT)
899 | ((ctx->Stencil.ValueMask[0] & 0xff) << R300_STENCILMASK_SHIFT);
900
901 R300_STATECHANGE(rmesa, zs);
902 rmesa->hw.zs.cmd[R300_ZS_CNTL_0] |= R300_STENCIL_FRONT_BACK;
903 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] &= ~((R300_ZS_MASK <<
904 R300_S_FRONT_FUNC_SHIFT)
905 | (R300_ZS_MASK <<
906 R300_S_BACK_FUNC_SHIFT));
907
908 rmesa->hw.zs.cmd[R300_ZS_CNTL_2] &=
909 ~((R300_STENCILREF_MASK << R300_STENCILREF_SHIFT) |
910 (R300_STENCILREF_MASK << R300_STENCILMASK_SHIFT));
911
912 flag = translate_func(ctx->Stencil.Function[0]);
913 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] |=
914 (flag << R300_S_FRONT_FUNC_SHIFT);
915
916 flag = translate_func(ctx->Stencil.Function[back]);
917
918 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] |=
919 (flag << R300_S_BACK_FUNC_SHIFT);
920 rmesa->hw.zs.cmd[R300_ZS_CNTL_2] |= refmask;
921
922 if (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515) {
923 rmesa->hw.zs.cmd[R300_ZS_CNTL_0] |= R500_STENCIL_REFMASK_FRONT_BACK;
924 R300_STATECHANGE(rmesa, zsb);
925 refmask = ((ctx->Stencil.Ref[back] & 0xff) << R300_STENCILREF_SHIFT)
926 | ((ctx->Stencil.ValueMask[back] & 0xff) << R300_STENCILMASK_SHIFT);
927
928 rmesa->hw.zsb.cmd[R300_ZSB_CNTL_0] &=
929 ~((R300_STENCILREF_MASK << R300_STENCILREF_SHIFT) |
930 (R300_STENCILREF_MASK << R300_STENCILMASK_SHIFT));
931 rmesa->hw.zsb.cmd[R300_ZSB_CNTL_0] |= refmask;
932 }
933 }
934
935 static void r300StencilMaskSeparate(GLcontext * ctx, GLenum face, GLuint mask)
936 {
937 r300ContextPtr rmesa = R300_CONTEXT(ctx);
938 const unsigned back = ctx->Stencil._BackFace;
939
940 r300CatchStencilFallback(ctx);
941
942 R300_STATECHANGE(rmesa, zs);
943 rmesa->hw.zs.cmd[R300_ZS_CNTL_2] &=
944 ~(R300_STENCILREF_MASK <<
945 R300_STENCILWRITEMASK_SHIFT);
946 rmesa->hw.zs.cmd[R300_ZS_CNTL_2] |=
947 (ctx->Stencil.
948 WriteMask[0] & R300_STENCILREF_MASK) <<
949 R300_STENCILWRITEMASK_SHIFT;
950 if (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515) {
951 R300_STATECHANGE(rmesa, zsb);
952 rmesa->hw.zsb.cmd[R300_ZSB_CNTL_0] |=
953 (ctx->Stencil.
954 WriteMask[back] & R300_STENCILREF_MASK) <<
955 R300_STENCILWRITEMASK_SHIFT;
956 }
957 }
958
959 static void r300StencilOpSeparate(GLcontext * ctx, GLenum face,
960 GLenum fail, GLenum zfail, GLenum zpass)
961 {
962 r300ContextPtr rmesa = R300_CONTEXT(ctx);
963 const unsigned back = ctx->Stencil._BackFace;
964
965 r300CatchStencilFallback(ctx);
966
967 R300_STATECHANGE(rmesa, zs);
968 /* It is easier to mask what's left.. */
969 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] &=
970 (R300_ZS_MASK << R300_Z_FUNC_SHIFT) |
971 (R300_ZS_MASK << R300_S_FRONT_FUNC_SHIFT) |
972 (R300_ZS_MASK << R300_S_BACK_FUNC_SHIFT);
973
974 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] |=
975 (translate_stencil_op(ctx->Stencil.FailFunc[0]) <<
976 R300_S_FRONT_SFAIL_OP_SHIFT)
977 | (translate_stencil_op(ctx->Stencil.ZFailFunc[0]) <<
978 R300_S_FRONT_ZFAIL_OP_SHIFT)
979 | (translate_stencil_op(ctx->Stencil.ZPassFunc[0]) <<
980 R300_S_FRONT_ZPASS_OP_SHIFT);
981
982 rmesa->hw.zs.cmd[R300_ZS_CNTL_1] |=
983 (translate_stencil_op(ctx->Stencil.FailFunc[back]) <<
984 R300_S_BACK_SFAIL_OP_SHIFT)
985 | (translate_stencil_op(ctx->Stencil.ZFailFunc[back]) <<
986 R300_S_BACK_ZFAIL_OP_SHIFT)
987 | (translate_stencil_op(ctx->Stencil.ZPassFunc[back]) <<
988 R300_S_BACK_ZPASS_OP_SHIFT);
989 }
990
991 /* =============================================================
992 * Window position and viewport transformation
993 */
994
995 static void r300UpdateWindow(GLcontext * ctx)
996 {
997 r300ContextPtr rmesa = R300_CONTEXT(ctx);
998 __DRIdrawable *dPriv = radeon_get_drawable(&rmesa->radeon);
999 GLfloat xoffset = dPriv ? (GLfloat) dPriv->x : 0;
1000 GLfloat yoffset = dPriv ? (GLfloat) dPriv->y + dPriv->h : 0;
1001 const GLfloat *v = ctx->Viewport._WindowMap.m;
1002 const GLfloat depthScale = 1.0F / ctx->DrawBuffer->_DepthMaxF;
1003 const GLboolean render_to_fbo = (ctx->DrawBuffer->Name != 0);
1004 GLfloat y_scale, y_bias;
1005
1006 if (render_to_fbo) {
1007 y_scale = 1.0;
1008 y_bias = 0;
1009 } else {
1010 y_scale = -1.0;
1011 y_bias = yoffset;
1012 }
1013
1014 GLfloat sx = v[MAT_SX];
1015 GLfloat tx = v[MAT_TX] + xoffset;
1016 GLfloat sy = v[MAT_SY] * y_scale;
1017 GLfloat ty = (v[MAT_TY] * y_scale) + y_bias;
1018 GLfloat sz = v[MAT_SZ] * depthScale;
1019 GLfloat tz = v[MAT_TZ] * depthScale;
1020
1021 R300_STATECHANGE(rmesa, vpt);
1022
1023 rmesa->hw.vpt.cmd[R300_VPT_XSCALE] = r300PackFloat32(sx);
1024 rmesa->hw.vpt.cmd[R300_VPT_XOFFSET] = r300PackFloat32(tx);
1025 rmesa->hw.vpt.cmd[R300_VPT_YSCALE] = r300PackFloat32(sy);
1026 rmesa->hw.vpt.cmd[R300_VPT_YOFFSET] = r300PackFloat32(ty);
1027 rmesa->hw.vpt.cmd[R300_VPT_ZSCALE] = r300PackFloat32(sz);
1028 rmesa->hw.vpt.cmd[R300_VPT_ZOFFSET] = r300PackFloat32(tz);
1029 }
1030
1031 static void r300Viewport(GLcontext * ctx, GLint x, GLint y,
1032 GLsizei width, GLsizei height)
1033 {
1034 /* Don't pipeline viewport changes, conflict with window offset
1035 * setting below. Could apply deltas to rescue pipelined viewport
1036 * values, or keep the originals hanging around.
1037 */
1038 r300UpdateWindow(ctx);
1039
1040 radeon_viewport(ctx, x, y, width, height);
1041 }
1042
1043 static void r300DepthRange(GLcontext * ctx, GLclampd nearval, GLclampd farval)
1044 {
1045 r300UpdateWindow(ctx);
1046 }
1047
1048 void r300UpdateViewportOffset(GLcontext * ctx)
1049 {
1050 r300ContextPtr rmesa = R300_CONTEXT(ctx);
1051 __DRIdrawable *dPriv = radeon_get_drawable(&rmesa->radeon);
1052 GLfloat xoffset = (GLfloat) dPriv->x;
1053 GLfloat yoffset = (GLfloat) dPriv->y + dPriv->h;
1054 const GLfloat *v = ctx->Viewport._WindowMap.m;
1055
1056 GLfloat tx = v[MAT_TX] + xoffset;
1057 GLfloat ty = (-v[MAT_TY]) + yoffset;
1058
1059 if (rmesa->hw.vpt.cmd[R300_VPT_XOFFSET] != r300PackFloat32(tx) ||
1060 rmesa->hw.vpt.cmd[R300_VPT_YOFFSET] != r300PackFloat32(ty)) {
1061 /* Note: this should also modify whatever data the context reset
1062 * code uses...
1063 */
1064 R300_STATECHANGE(rmesa, vpt);
1065 rmesa->hw.vpt.cmd[R300_VPT_XOFFSET] = r300PackFloat32(tx);
1066 rmesa->hw.vpt.cmd[R300_VPT_YOFFSET] = r300PackFloat32(ty);
1067
1068 }
1069
1070 radeonUpdateScissor(ctx);
1071 }
1072
1073 /**
1074 * Update R300's own internal state parameters.
1075 * For now just STATE_R300_WINDOW_DIMENSION
1076 */
1077 static void r300UpdateStateParameters(GLcontext * ctx, GLuint new_state)
1078 {
1079 r300ContextPtr rmesa = R300_CONTEXT(ctx);
1080 struct gl_program_parameter_list *paramList;
1081
1082 if (!(new_state & (_NEW_BUFFERS | _NEW_PROGRAM | _NEW_PROGRAM_CONSTANTS)))
1083 return;
1084
1085 if (!ctx->FragmentProgram._Current || !rmesa->selected_fp)
1086 return;
1087
1088 paramList = ctx->FragmentProgram._Current->Base.Parameters;
1089
1090 if (!paramList)
1091 return;
1092
1093 _mesa_load_state_parameters(ctx, paramList);
1094 }
1095
1096 /* =============================================================
1097 * Polygon state
1098 */
1099 static void r300PolygonOffset(GLcontext * ctx, GLfloat factor, GLfloat units)
1100 {
1101 r300ContextPtr rmesa = R300_CONTEXT(ctx);
1102 GLfloat constant = units;
1103
1104 switch (ctx->Visual.depthBits) {
1105 case 16:
1106 constant *= 4.0;
1107 break;
1108 case 24:
1109 constant *= 2.0;
1110 break;
1111 }
1112
1113 factor *= 12.0;
1114
1115 /* fprintf(stderr, "%s f:%f u:%f\n", __FUNCTION__, factor, constant); */
1116
1117 R300_STATECHANGE(rmesa, zbs);
1118 rmesa->hw.zbs.cmd[R300_ZBS_T_FACTOR] = r300PackFloat32(factor);
1119 rmesa->hw.zbs.cmd[R300_ZBS_T_CONSTANT] = r300PackFloat32(constant);
1120 rmesa->hw.zbs.cmd[R300_ZBS_W_FACTOR] = r300PackFloat32(factor);
1121 rmesa->hw.zbs.cmd[R300_ZBS_W_CONSTANT] = r300PackFloat32(constant);
1122 }
1123
1124 /* Routing and texture-related */
1125
1126 /* r300 doesnt handle GL_CLAMP and GL_MIRROR_CLAMP_EXT correctly when filter is NEAREST.
1127 * Since texwrap produces same results for GL_CLAMP and GL_CLAMP_TO_EDGE we use them instead.
1128 * We need to recalculate wrap modes whenever filter mode is changed because someone might do:
1129 * glTexParameteri(GL_TEXTURE_2D, GL_TEXTURE_MIN_FILTER, GL_NEAREST);
1130 * glTexParameteri(GL_TEXTURE_2D, GL_TEXTURE_WRAP_S, GL_CLAMP);
1131 * glTexParameteri(GL_TEXTURE_2D, GL_TEXTURE_MIN_FILTER, GL_LINEAR);
1132 * Since r300 completely ignores R300_TX_CLAMP when either min or mag is nearest it cant handle
1133 * combinations where only one of them is nearest.
1134 */
1135 static unsigned long gen_fixed_filter(unsigned long f)
1136 {
1137 unsigned long mag, min, needs_fixing = 0;
1138 //return f;
1139
1140 /* We ignore MIRROR bit so we dont have to do everything twice */
1141 if ((f & ((7 - 1) << R300_TX_WRAP_S_SHIFT)) ==
1142 (R300_TX_CLAMP << R300_TX_WRAP_S_SHIFT)) {
1143 needs_fixing |= 1;
1144 }
1145 if ((f & ((7 - 1) << R300_TX_WRAP_T_SHIFT)) ==
1146 (R300_TX_CLAMP << R300_TX_WRAP_T_SHIFT)) {
1147 needs_fixing |= 2;
1148 }
1149 if ((f & ((7 - 1) << R300_TX_WRAP_R_SHIFT)) ==
1150 (R300_TX_CLAMP << R300_TX_WRAP_R_SHIFT)) {
1151 needs_fixing |= 4;
1152 }
1153
1154 if (!needs_fixing)
1155 return f;
1156
1157 mag = f & R300_TX_MAG_FILTER_MASK;
1158 min = f & (R300_TX_MIN_FILTER_MASK|R300_TX_MIN_FILTER_MIP_MASK);
1159
1160 /* TODO: Check for anisto filters too */
1161 if ((mag != R300_TX_MAG_FILTER_NEAREST)
1162 && (min != R300_TX_MIN_FILTER_NEAREST))
1163 return f;
1164
1165 /* r300 cant handle these modes hence we force nearest to linear */
1166 if ((mag == R300_TX_MAG_FILTER_NEAREST)
1167 && (min != R300_TX_MIN_FILTER_NEAREST)) {
1168 f &= ~R300_TX_MAG_FILTER_NEAREST;
1169 f |= R300_TX_MAG_FILTER_LINEAR;
1170 return f;
1171 }
1172
1173 if ((min == R300_TX_MIN_FILTER_NEAREST)
1174 && (mag != R300_TX_MAG_FILTER_NEAREST)) {
1175 f &= ~R300_TX_MIN_FILTER_NEAREST;
1176 f |= R300_TX_MIN_FILTER_LINEAR;
1177 return f;
1178 }
1179
1180 /* Both are nearest */
1181 if (needs_fixing & 1) {
1182 f &= ~((7 - 1) << R300_TX_WRAP_S_SHIFT);
1183 f |= R300_TX_CLAMP_TO_EDGE << R300_TX_WRAP_S_SHIFT;
1184 }
1185 if (needs_fixing & 2) {
1186 f &= ~((7 - 1) << R300_TX_WRAP_T_SHIFT);
1187 f |= R300_TX_CLAMP_TO_EDGE << R300_TX_WRAP_T_SHIFT;
1188 }
1189 if (needs_fixing & 4) {
1190 f &= ~((7 - 1) << R300_TX_WRAP_R_SHIFT);
1191 f |= R300_TX_CLAMP_TO_EDGE << R300_TX_WRAP_R_SHIFT;
1192 }
1193 return f;
1194 }
1195
1196 static void r300SetupFragmentShaderTextures(GLcontext *ctx, int *tmu_mappings)
1197 {
1198 r300ContextPtr r300 = R300_CONTEXT(ctx);
1199 int i;
1200 struct r300_fragment_program_code *code = &r300->selected_fp->code.code.r300;
1201
1202 R300_STATECHANGE(r300, fpt);
1203
1204 for (i = 0; i < code->tex.length; i++) {
1205 int unit;
1206 int opcode;
1207 unsigned long val;
1208
1209 unit = code->tex.inst[i] >> R300_TEX_ID_SHIFT;
1210 unit &= 15;
1211
1212 val = code->tex.inst[i];
1213 val &= ~R300_TEX_ID_MASK;
1214
1215 opcode =
1216 (val & R300_TEX_INST_MASK) >> R300_TEX_INST_SHIFT;
1217 if (opcode == R300_TEX_OP_KIL) {
1218 r300->hw.fpt.cmd[R300_FPT_INSTR_0 + i] = val;
1219 } else {
1220 if (tmu_mappings[unit] >= 0) {
1221 val |=
1222 tmu_mappings[unit] <<
1223 R300_TEX_ID_SHIFT;
1224 r300->hw.fpt.cmd[R300_FPT_INSTR_0 + i] = val;
1225 } else {
1226 // We get here when the corresponding texture image is incomplete
1227 // (e.g. incomplete mipmaps etc.)
1228 r300->hw.fpt.cmd[R300_FPT_INSTR_0 + i] = val;
1229 }
1230 }
1231 }
1232
1233 r300->hw.fpt.cmd[R300_FPT_CMD_0] =
1234 cmdpacket0(r300->radeon.radeonScreen,
1235 R300_US_TEX_INST_0, code->tex.length);
1236 }
1237
1238 static void r500SetupFragmentShaderTextures(GLcontext *ctx, int *tmu_mappings)
1239 {
1240 r300ContextPtr r300 = R300_CONTEXT(ctx);
1241 int i;
1242 struct r500_fragment_program_code *code = &r300->selected_fp->code.code.r500;
1243
1244 /* find all the texture instructions and relocate the texture units */
1245 for (i = 0; i < code->inst_end + 1; i++) {
1246 if ((code->inst[i].inst0 & 0x3) == R500_INST_TYPE_TEX) {
1247 uint32_t val;
1248 int unit, opcode, new_unit;
1249
1250 val = code->inst[i].inst1;
1251
1252 unit = (val >> 16) & 0xf;
1253
1254 val &= ~(0xf << 16);
1255
1256 opcode = val & (0x7 << 22);
1257 if (opcode == R500_TEX_INST_TEXKILL) {
1258 new_unit = 0;
1259 } else {
1260 if (tmu_mappings[unit] >= 0) {
1261 new_unit = tmu_mappings[unit];
1262 } else {
1263 new_unit = 0;
1264 }
1265 }
1266 val |= R500_TEX_ID(new_unit);
1267 code->inst[i].inst1 = val;
1268 }
1269 }
1270 }
1271
1272 static GLuint translate_lod_bias(GLfloat bias)
1273 {
1274 GLint b = (int)(bias*32);
1275 if (b >= (1 << 9))
1276 b = (1 << 9)-1;
1277 else if (b < -(1 << 9))
1278 b = -(1 << 9);
1279 return (((GLuint)b) << R300_LOD_BIAS_SHIFT) & R300_LOD_BIAS_MASK;
1280 }
1281
1282
1283 static void r300SetupTextures(GLcontext * ctx)
1284 {
1285 int i, mtu;
1286 struct radeon_tex_obj *t;
1287 r300ContextPtr r300 = R300_CONTEXT(ctx);
1288 int hw_tmu = 0;
1289 int last_hw_tmu = -1; /* -1 translates into no setup costs for fields */
1290 int tmu_mappings[R300_MAX_TEXTURE_UNITS] = { -1, };
1291
1292 R300_STATECHANGE(r300, txe);
1293 R300_STATECHANGE(r300, tex.filter);
1294 R300_STATECHANGE(r300, tex.filter_1);
1295 R300_STATECHANGE(r300, tex.size);
1296 R300_STATECHANGE(r300, tex.format);
1297 R300_STATECHANGE(r300, tex.pitch);
1298 R300_STATECHANGE(r300, tex.offset);
1299 R300_STATECHANGE(r300, tex.chroma_key);
1300 R300_STATECHANGE(r300, tex.border_color);
1301
1302 r300->hw.txe.cmd[R300_TXE_ENABLE] = 0x0;
1303
1304 mtu = r300->radeon.glCtx->Const.MaxTextureUnits;
1305 if (RADEON_DEBUG & RADEON_STATE)
1306 fprintf(stderr, "mtu=%d\n", mtu);
1307
1308 if (mtu > R300_MAX_TEXTURE_UNITS) {
1309 fprintf(stderr,
1310 "Aiiee ! mtu=%d is greater than R300_MAX_TEXTURE_UNITS=%d\n",
1311 mtu, R300_MAX_TEXTURE_UNITS);
1312 exit(-1);
1313 }
1314
1315 /* We cannot let disabled tmu offsets pass DRM */
1316 for (i = 0; i < mtu; i++) {
1317 if (ctx->Texture.Unit[i]._ReallyEnabled) {
1318 tmu_mappings[i] = hw_tmu;
1319
1320 t = radeon_tex_obj(ctx->Texture.Unit[i]._Current);
1321 if (!t)
1322 continue;
1323
1324 if ((t->pp_txformat & 0xffffff00) == 0xffffff00) {
1325 WARN_ONCE
1326 ("unknown texture format (entry %x) encountered. Help me !\n",
1327 t->pp_txformat & 0xff);
1328 }
1329
1330 if (RADEON_DEBUG & RADEON_STATE)
1331 fprintf(stderr,
1332 "Activating texture unit %d\n", i);
1333
1334 r300->hw.txe.cmd[R300_TXE_ENABLE] |= (1 << hw_tmu);
1335
1336 r300->hw.tex.filter.cmd[R300_TEX_VALUE_0 +
1337 hw_tmu] =
1338 gen_fixed_filter(t->pp_txfilter) | (hw_tmu << 28);
1339 /* Note: There is a LOD bias per texture unit and a LOD bias
1340 * per texture object. We add them here to get the correct behaviour.
1341 * (The per-texture object LOD bias was introduced in OpenGL 1.4
1342 * and is not present in the EXT_texture_object extension).
1343 */
1344 r300->hw.tex.filter_1.cmd[R300_TEX_VALUE_0 + hw_tmu] =
1345 t->pp_txfilter_1 |
1346 translate_lod_bias(ctx->Texture.Unit[i].LodBias + t->base.LodBias);
1347 r300->hw.tex.size.cmd[R300_TEX_VALUE_0 + hw_tmu] =
1348 t->pp_txsize;
1349 r300->hw.tex.format.cmd[R300_TEX_VALUE_0 +
1350 hw_tmu] = t->pp_txformat;
1351 r300->hw.tex.pitch.cmd[R300_TEX_VALUE_0 + hw_tmu] =
1352 t->pp_txpitch;
1353 r300->hw.textures[hw_tmu] = t;
1354
1355 if (t->tile_bits & R300_TXO_MACRO_TILE) {
1356 WARN_ONCE("macro tiling enabled!\n");
1357 }
1358
1359 if (t->tile_bits & R300_TXO_MICRO_TILE) {
1360 WARN_ONCE("micro tiling enabled!\n");
1361 }
1362
1363 r300->hw.tex.chroma_key.cmd[R300_TEX_VALUE_0 +
1364 hw_tmu] = 0x0;
1365 r300->hw.tex.border_color.cmd[R300_TEX_VALUE_0 +
1366 hw_tmu] =
1367 t->pp_border_color;
1368
1369 last_hw_tmu = hw_tmu;
1370
1371 hw_tmu++;
1372 }
1373 }
1374
1375 /* R3xx and R4xx chips require that the texture unit corresponding to
1376 * KIL instructions is really enabled.
1377 *
1378 * We do some fakery here and in the state atom emit logic to enable
1379 * the texture without tripping up the CS checker in the kernel.
1380 */
1381 if (r300->radeon.radeonScreen->chip_family < CHIP_FAMILY_RV515) {
1382 if (ctx->FragmentProgram._Current->UsesKill && last_hw_tmu < 0) {
1383 last_hw_tmu++;
1384
1385 r300->hw.txe.cmd[R300_TXE_ENABLE] |= 1;
1386
1387 r300->hw.tex.border_color.cmd[R300_TEX_VALUE_0] = 0;
1388 r300->hw.tex.chroma_key.cmd[R300_TEX_VALUE_0] = 0;
1389 r300->hw.tex.filter.cmd[R300_TEX_VALUE_0] = 0;
1390 r300->hw.tex.filter_1.cmd[R300_TEX_VALUE_0] = 0;
1391 r300->hw.tex.size.cmd[R300_TEX_VALUE_0] = 0; /* 1x1 texture */
1392 r300->hw.tex.format.cmd[R300_TEX_VALUE_0] = 0; /* A8 format */
1393 r300->hw.tex.pitch.cmd[R300_TEX_VALUE_0] = 0;
1394 }
1395 }
1396
1397 r300->hw.tex.filter.cmd[R300_TEX_CMD_0] =
1398 cmdpacket0(r300->radeon.radeonScreen, R300_TX_FILTER0_0, last_hw_tmu + 1);
1399 r300->hw.tex.filter_1.cmd[R300_TEX_CMD_0] =
1400 cmdpacket0(r300->radeon.radeonScreen, R300_TX_FILTER1_0, last_hw_tmu + 1);
1401 r300->hw.tex.size.cmd[R300_TEX_CMD_0] =
1402 cmdpacket0(r300->radeon.radeonScreen, R300_TX_SIZE_0, last_hw_tmu + 1);
1403 r300->hw.tex.format.cmd[R300_TEX_CMD_0] =
1404 cmdpacket0(r300->radeon.radeonScreen, R300_TX_FORMAT_0, last_hw_tmu + 1);
1405 r300->hw.tex.pitch.cmd[R300_TEX_CMD_0] =
1406 cmdpacket0(r300->radeon.radeonScreen, R300_TX_FORMAT2_0, last_hw_tmu + 1);
1407 r300->hw.tex.offset.cmd[R300_TEX_CMD_0] =
1408 cmdpacket0(r300->radeon.radeonScreen, R300_TX_OFFSET_0, last_hw_tmu + 1);
1409 r300->hw.tex.chroma_key.cmd[R300_TEX_CMD_0] =
1410 cmdpacket0(r300->radeon.radeonScreen, R300_TX_CHROMA_KEY_0, last_hw_tmu + 1);
1411 r300->hw.tex.border_color.cmd[R300_TEX_CMD_0] =
1412 cmdpacket0(r300->radeon.radeonScreen, R300_TX_BORDER_COLOR_0, last_hw_tmu + 1);
1413
1414 r300->vtbl.SetupFragmentShaderTextures(ctx, tmu_mappings);
1415
1416 if (RADEON_DEBUG & RADEON_STATE)
1417 fprintf(stderr, "TX_ENABLE: %08x last_hw_tmu=%d\n",
1418 r300->hw.txe.cmd[R300_TXE_ENABLE], last_hw_tmu);
1419 }
1420
1421 union r300_outputs_written {
1422 GLuint vp_outputs; /* hw_tcl_on */
1423 DECLARE_RENDERINPUTS(index_bitset); /* !hw_tcl_on */
1424 };
1425
1426 #define R300_OUTPUTS_WRITTEN_TEST(ow, vp_result, tnl_attrib) \
1427 ((hw_tcl_on) ? (ow).vp_outputs & (1 << (vp_result)) : \
1428 RENDERINPUTS_TEST( (ow.index_bitset), (tnl_attrib) ))
1429
1430 static void r300SetupRSUnit(GLcontext * ctx)
1431 {
1432 r300ContextPtr r300 = R300_CONTEXT(ctx);
1433 union r300_outputs_written OutputsWritten;
1434 GLuint InputsRead;
1435 int fp_reg, high_rr;
1436 int col_ip, tex_ip;
1437 int rs_tex_count = 0;
1438 int i, col_fmt, hw_tcl_on;
1439
1440 hw_tcl_on = r300->options.hw_tcl_enabled;
1441
1442 if (hw_tcl_on)
1443 OutputsWritten.vp_outputs = r300->selected_vp->code.OutputsWritten;
1444 else
1445 RENDERINPUTS_COPY(OutputsWritten.index_bitset, r300->render_inputs_bitset);
1446
1447 InputsRead = r300->selected_fp->InputsRead;
1448
1449 R300_STATECHANGE(r300, ri);
1450 R300_STATECHANGE(r300, rc);
1451 R300_STATECHANGE(r300, rr);
1452
1453 fp_reg = col_ip = tex_ip = col_fmt = 0;
1454
1455 r300->hw.rc.cmd[1] = 0;
1456 r300->hw.rc.cmd[2] = 0;
1457 for (i=0; i<R300_RR_CMDSIZE-1; ++i)
1458 r300->hw.rr.cmd[R300_RR_INST_0 + i] = 0;
1459
1460 for (i=0; i<R300_RI_CMDSIZE-1; ++i)
1461 r300->hw.ri.cmd[R300_RI_INTERP_0 + i] = 0;
1462
1463
1464 if (InputsRead & FRAG_BIT_COL0) {
1465 if (R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_COL0, _TNL_ATTRIB_COLOR0)) {
1466 r300->hw.ri.cmd[R300_RI_INTERP_0 + col_ip] = R300_RS_COL_PTR(col_ip) | R300_RS_COL_FMT(R300_RS_COL_FMT_RGBA);
1467 r300->hw.rr.cmd[R300_RR_INST_0 + col_ip] = R300_RS_INST_COL_ID(col_ip) | R300_RS_INST_COL_CN_WRITE | R300_RS_INST_COL_ADDR(fp_reg);
1468 InputsRead &= ~FRAG_BIT_COL0;
1469 ++col_ip;
1470 ++fp_reg;
1471 } else {
1472 WARN_ONCE("fragprog wants col0, vp doesn't provide it\n");
1473 }
1474 }
1475
1476 if (InputsRead & FRAG_BIT_COL1) {
1477 if (R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_COL1, _TNL_ATTRIB_COLOR1)) {
1478 r300->hw.ri.cmd[R300_RI_INTERP_0 + col_ip] = R300_RS_COL_PTR(col_ip) | R300_RS_COL_FMT(R300_RS_COL_FMT_RGBA);
1479 r300->hw.rr.cmd[R300_RR_INST_0 + col_ip] = R300_RS_INST_COL_ID(col_ip) | R300_RS_INST_COL_CN_WRITE | R300_RS_INST_COL_ADDR(fp_reg);
1480 InputsRead &= ~FRAG_BIT_COL1;
1481 ++col_ip;
1482 ++fp_reg;
1483 } else {
1484 WARN_ONCE("fragprog wants col1, vp doesn't provide it\n");
1485 }
1486 }
1487
1488 /* We always route 4 texcoord components */
1489 for (i = 0; i < ctx->Const.MaxTextureUnits; i++) {
1490 if (! ( InputsRead & FRAG_BIT_TEX(i) ) )
1491 continue;
1492
1493 if (!R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_TEX0 + i, _TNL_ATTRIB_TEX(i))) {
1494 WARN_ONCE("fragprog wants coords for tex%d, vp doesn't provide them!\n", i);
1495 continue;
1496 }
1497
1498 r300->hw.ri.cmd[R300_RI_INTERP_0 + tex_ip] |= R300_RS_SEL_S(0) | R300_RS_SEL_T(1) | R300_RS_SEL_R(2) | R300_RS_SEL_Q(3) | R300_RS_TEX_PTR(rs_tex_count);
1499 r300->hw.rr.cmd[R300_RR_INST_0 + tex_ip] |= R300_RS_INST_TEX_ID(tex_ip) | R300_RS_INST_TEX_CN_WRITE | R300_RS_INST_TEX_ADDR(fp_reg);
1500 InputsRead &= ~(FRAG_BIT_TEX0 << i);
1501 rs_tex_count += 4;
1502 ++tex_ip;
1503 ++fp_reg;
1504 }
1505
1506 /* Setup default color if no color or tex was set */
1507 if (rs_tex_count == 0 && col_ip == 0) {
1508 r300->hw.rr.cmd[R300_RR_INST_0] = R300_RS_INST_COL_ID(0) | R300_RS_INST_COL_ADDR(0);
1509 r300->hw.ri.cmd[R300_RI_INTERP_0] = R300_RS_COL_PTR(0) | R300_RS_COL_FMT(R300_RS_COL_FMT_0001);
1510 ++col_ip;
1511 }
1512
1513 high_rr = (col_ip > tex_ip) ? col_ip : tex_ip;
1514 r300->hw.rc.cmd[1] |= (rs_tex_count << R300_IT_COUNT_SHIFT) | (col_ip << R300_IC_COUNT_SHIFT) | R300_HIRES_EN;
1515 r300->hw.rc.cmd[2] |= high_rr - 1;
1516
1517 r300->hw.rr.cmd[R300_RR_CMD_0] = cmdpacket0(r300->radeon.radeonScreen, R300_RS_INST_0, high_rr);
1518 r300->hw.ri.cmd[R300_RI_CMD_0] = cmdpacket0(r300->radeon.radeonScreen, R300_RS_IP_0, high_rr);
1519
1520 if (InputsRead)
1521 WARN_ONCE("Don't know how to satisfy InputsRead=0x%08x\n", InputsRead);
1522 }
1523
1524 static void r500SetupRSUnit(GLcontext * ctx)
1525 {
1526 r300ContextPtr r300 = R300_CONTEXT(ctx);
1527 union r300_outputs_written OutputsWritten;
1528 GLuint InputsRead;
1529 int fp_reg, high_rr;
1530 int col_ip, tex_ip;
1531 int rs_tex_count = 0;
1532 int i, col_fmt, hw_tcl_on;
1533
1534 hw_tcl_on = r300->options.hw_tcl_enabled;
1535
1536 if (hw_tcl_on)
1537 OutputsWritten.vp_outputs = r300->selected_vp->code.OutputsWritten;
1538 else
1539 RENDERINPUTS_COPY(OutputsWritten.index_bitset, r300->render_inputs_bitset);
1540
1541 InputsRead = r300->selected_fp->InputsRead;
1542
1543 R300_STATECHANGE(r300, ri);
1544 R300_STATECHANGE(r300, rc);
1545 R300_STATECHANGE(r300, rr);
1546
1547 fp_reg = col_ip = tex_ip = col_fmt = 0;
1548
1549 r300->hw.rc.cmd[1] = 0;
1550 r300->hw.rc.cmd[2] = 0;
1551 for (i=0; i<R300_RR_CMDSIZE-1; ++i)
1552 r300->hw.rr.cmd[R300_RR_INST_0 + i] = 0;
1553
1554 for (i=0; i<R500_RI_CMDSIZE-1; ++i)
1555 r300->hw.ri.cmd[R300_RI_INTERP_0 + i] = 0;
1556
1557
1558 if (InputsRead & FRAG_BIT_COL0) {
1559 if (R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_COL0, _TNL_ATTRIB_COLOR0)) {
1560 r300->hw.ri.cmd[R300_RI_INTERP_0 + col_ip] = R500_RS_COL_PTR(col_ip) | R500_RS_COL_FMT(R300_RS_COL_FMT_RGBA);
1561 r300->hw.rr.cmd[R300_RR_INST_0 + col_ip] = R500_RS_INST_COL_ID(col_ip) | R500_RS_INST_COL_CN_WRITE | R500_RS_INST_COL_ADDR(fp_reg);
1562 InputsRead &= ~FRAG_BIT_COL0;
1563 ++col_ip;
1564 ++fp_reg;
1565 } else {
1566 WARN_ONCE("fragprog wants col0, vp doesn't provide it\n");
1567 }
1568 }
1569
1570 if (InputsRead & FRAG_BIT_COL1) {
1571 if (R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_COL1, _TNL_ATTRIB_COLOR1)) {
1572 r300->hw.ri.cmd[R300_RI_INTERP_0 + col_ip] = R500_RS_COL_PTR(col_ip) | R500_RS_COL_FMT(R300_RS_COL_FMT_RGBA);
1573 r300->hw.rr.cmd[R300_RR_INST_0 + col_ip] = R500_RS_INST_COL_ID(col_ip) | R500_RS_INST_COL_CN_WRITE | R500_RS_INST_COL_ADDR(fp_reg);
1574 InputsRead &= ~FRAG_BIT_COL1;
1575 ++col_ip;
1576 ++fp_reg;
1577 } else {
1578 WARN_ONCE("fragprog wants col1, vp doesn't provide it\n");
1579 }
1580 }
1581
1582 /* We always route 4 texcoord components */
1583 for (i = 0; i < ctx->Const.MaxTextureUnits; i++) {
1584 if (! ( InputsRead & FRAG_BIT_TEX(i) ) )
1585 continue;
1586
1587 if (!R300_OUTPUTS_WRITTEN_TEST(OutputsWritten, VERT_RESULT_TEX0 + i, _TNL_ATTRIB_TEX(i))) {
1588 WARN_ONCE("fragprog wants coords for tex%d, vp doesn't provide them!\n", i);
1589 continue;
1590 }
1591
1592 r300->hw.ri.cmd[R300_RI_INTERP_0 + tex_ip] |= ((rs_tex_count + 0) << R500_RS_IP_TEX_PTR_S_SHIFT) |
1593 ((rs_tex_count + 1) << R500_RS_IP_TEX_PTR_T_SHIFT) |
1594 ((rs_tex_count + 2) << R500_RS_IP_TEX_PTR_R_SHIFT) |
1595 ((rs_tex_count + 3) << R500_RS_IP_TEX_PTR_Q_SHIFT);
1596
1597 r300->hw.rr.cmd[R300_RR_INST_0 + tex_ip] |= R500_RS_INST_TEX_ID(tex_ip) | R500_RS_INST_TEX_CN_WRITE | R500_RS_INST_TEX_ADDR(fp_reg);
1598 InputsRead &= ~(FRAG_BIT_TEX0 << i);
1599 rs_tex_count += 4;
1600 ++tex_ip;
1601 ++fp_reg;
1602 }
1603
1604 /* Setup default color if no color or tex was set */
1605 if (rs_tex_count == 0 && col_ip == 0) {
1606 r300->hw.rr.cmd[R300_RR_INST_0] = R500_RS_INST_COL_ID(0) | R500_RS_INST_COL_ADDR(0);
1607 r300->hw.ri.cmd[R300_RI_INTERP_0] = R500_RS_COL_PTR(0) | R500_RS_COL_FMT(R300_RS_COL_FMT_0001);
1608 ++col_ip;
1609 }
1610
1611 high_rr = (col_ip > tex_ip) ? col_ip : tex_ip;
1612 r300->hw.rc.cmd[1] = (rs_tex_count << R300_IT_COUNT_SHIFT) | (col_ip << R300_IC_COUNT_SHIFT) | R300_HIRES_EN;
1613 r300->hw.rc.cmd[2] = 0xC0 | (high_rr - 1);
1614
1615 r300->hw.rr.cmd[R300_RR_CMD_0] = cmdpacket0(r300->radeon.radeonScreen, R500_RS_INST_0, high_rr);
1616 r300->hw.ri.cmd[R300_RI_CMD_0] = cmdpacket0(r300->radeon.radeonScreen, R500_RS_IP_0, high_rr);
1617
1618 if (InputsRead)
1619 WARN_ONCE("Don't know how to satisfy InputsRead=0x%08x\n", InputsRead);
1620 }
1621
1622 #define MIN3(a, b, c) ((a) < (b) ? MIN2(a, c) : MIN2(b, c))
1623
1624 void r300VapCntl(r300ContextPtr rmesa, GLuint input_count,
1625 GLuint output_count, GLuint temp_count)
1626 {
1627 int vtx_mem_size;
1628 int pvs_num_slots;
1629 int pvs_num_cntrls;
1630
1631 /* Flush PVS engine before changing PVS_NUM_SLOTS, PVS_NUM_CNTRLS.
1632 * See r500 docs 6.5.2 - done in emit */
1633
1634 /* avoid division by zero */
1635 if (input_count == 0) input_count = 1;
1636 if (output_count == 0) output_count = 1;
1637 if (temp_count == 0) temp_count = 1;
1638
1639 if (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515)
1640 vtx_mem_size = 128;
1641 else
1642 vtx_mem_size = 72;
1643
1644 pvs_num_slots = MIN3(10, vtx_mem_size/input_count, vtx_mem_size/output_count);
1645 pvs_num_cntrls = MIN2(6, vtx_mem_size/temp_count);
1646
1647 R300_STATECHANGE(rmesa, vap_cntl);
1648 if (rmesa->options.hw_tcl_enabled) {
1649 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] =
1650 (pvs_num_slots << R300_PVS_NUM_SLOTS_SHIFT) |
1651 (pvs_num_cntrls << R300_PVS_NUM_CNTLRS_SHIFT) |
1652 (12 << R300_VF_MAX_VTX_NUM_SHIFT);
1653 if (rmesa->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515)
1654 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= R500_TCL_STATE_OPTIMIZATION;
1655 } else
1656 /* not sure about non-tcl */
1657 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] = ((10 << R300_PVS_NUM_SLOTS_SHIFT) |
1658 (5 << R300_PVS_NUM_CNTLRS_SHIFT) |
1659 (5 << R300_VF_MAX_VTX_NUM_SHIFT));
1660
1661 if (rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_RV515)
1662 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= (2 << R300_PVS_NUM_FPUS_SHIFT);
1663 else if ((rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_RV530) ||
1664 (rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_RV560) ||
1665 (rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_RV570))
1666 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= (5 << R300_PVS_NUM_FPUS_SHIFT);
1667 else if ((rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_RV410) ||
1668 (rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_R420))
1669 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= (6 << R300_PVS_NUM_FPUS_SHIFT);
1670 else if ((rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_R520) ||
1671 (rmesa->radeon.radeonScreen->chip_family == CHIP_FAMILY_R580))
1672 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= (8 << R300_PVS_NUM_FPUS_SHIFT);
1673 else
1674 rmesa->hw.vap_cntl.cmd[R300_VAP_CNTL_INSTR] |= (4 << R300_PVS_NUM_FPUS_SHIFT);
1675
1676 }
1677
1678 /**
1679 * Enable/Disable states.
1680 *
1681 * \note Mesa already filters redundant calls to this function.
1682 */
1683 static void r300Enable(GLcontext * ctx, GLenum cap, GLboolean state)
1684 {
1685 r300ContextPtr rmesa = R300_CONTEXT(ctx);
1686 if (RADEON_DEBUG & RADEON_STATE)
1687 fprintf(stderr, "%s( %s = %s )\n", __FUNCTION__,
1688 _mesa_lookup_enum_by_nr(cap),
1689 state ? "GL_TRUE" : "GL_FALSE");
1690
1691 switch (cap) {
1692 case GL_ALPHA_TEST:
1693 r300SetAlphaState(ctx);
1694 break;
1695 case GL_COLOR_LOGIC_OP:
1696 r300SetLogicOpState(ctx);
1697 /* fall-through, because logic op overrides blending */
1698 case GL_BLEND:
1699 r300SetBlendState(ctx);
1700 break;
1701 case GL_CLIP_PLANE0:
1702 case GL_CLIP_PLANE1:
1703 case GL_CLIP_PLANE2:
1704 case GL_CLIP_PLANE3:
1705 case GL_CLIP_PLANE4:
1706 case GL_CLIP_PLANE5:
1707 r300SetClipPlaneState(ctx, cap, state);
1708 break;
1709 case GL_CULL_FACE:
1710 r300UpdateCulling(ctx);
1711 break;
1712 case GL_DEPTH_TEST:
1713 r300SetDepthState(ctx);
1714 break;
1715 case GL_LINE_SMOOTH:
1716 if (rmesa->options.conformance_mode)
1717 r300SwitchFallback(ctx, R300_FALLBACK_LINE_SMOOTH, ctx->Line.SmoothFlag);
1718 break;
1719 case GL_LINE_STIPPLE:
1720 if (rmesa->options.conformance_mode)
1721 r300SwitchFallback(ctx, R300_FALLBACK_LINE_STIPPLE, ctx->Line.StippleFlag);
1722 break;
1723 case GL_POINT_SMOOTH:
1724 if (rmesa->options.conformance_mode)
1725 r300SwitchFallback(ctx, R300_FALLBACK_POINT_SMOOTH, ctx->Point.SmoothFlag);
1726 break;
1727 case GL_POLYGON_SMOOTH:
1728 if (rmesa->options.conformance_mode)
1729 r300SwitchFallback(ctx, R300_FALLBACK_POLYGON_SMOOTH, ctx->Polygon.SmoothFlag);
1730 break;
1731 case GL_POLYGON_STIPPLE:
1732 if (rmesa->options.conformance_mode)
1733 r300SwitchFallback(ctx, R300_FALLBACK_POLYGON_STIPPLE, ctx->Polygon.StippleFlag);
1734 break;
1735 case GL_POLYGON_OFFSET_POINT:
1736 case GL_POLYGON_OFFSET_LINE:
1737 case GL_POLYGON_OFFSET_FILL:
1738 r300SetPolygonOffsetState(ctx, state);
1739 break;
1740 case GL_SCISSOR_TEST:
1741 radeon_firevertices(&rmesa->radeon);
1742 rmesa->radeon.state.scissor.enabled = state;
1743 radeonUpdateScissor( ctx );
1744 break;
1745 case GL_STENCIL_TEST:
1746 r300SetStencilState(ctx, state);
1747 break;
1748 default:
1749 break;
1750 }
1751 }
1752
1753 /**
1754 * Completely recalculates hardware state based on the Mesa state.
1755 */
1756 static void r300ResetHwState(r300ContextPtr r300)
1757 {
1758 GLcontext *ctx = r300->radeon.glCtx;
1759 int has_tcl;
1760
1761 has_tcl = r300->options.hw_tcl_enabled;
1762
1763 if (RADEON_DEBUG & RADEON_STATE)
1764 fprintf(stderr, "%s\n", __FUNCTION__);
1765
1766 r300ColorMask(ctx,
1767 ctx->Color.ColorMask[0][RCOMP],
1768 ctx->Color.ColorMask[0][GCOMP],
1769 ctx->Color.ColorMask[0][BCOMP],
1770 ctx->Color.ColorMask[0][ACOMP]);
1771
1772 r300Enable(ctx, GL_DEPTH_TEST, ctx->Depth.Test);
1773 r300DepthMask(ctx, ctx->Depth.Mask);
1774 r300DepthFunc(ctx, ctx->Depth.Func);
1775
1776 /* stencil */
1777 r300Enable(ctx, GL_STENCIL_TEST, ctx->Stencil._Enabled);
1778 r300StencilMaskSeparate(ctx, 0, ctx->Stencil.WriteMask[0]);
1779 r300StencilFuncSeparate(ctx, 0, ctx->Stencil.Function[0],
1780 ctx->Stencil.Ref[0], ctx->Stencil.ValueMask[0]);
1781 r300StencilOpSeparate(ctx, 0, ctx->Stencil.FailFunc[0],
1782 ctx->Stencil.ZFailFunc[0],
1783 ctx->Stencil.ZPassFunc[0]);
1784
1785 r300UpdateCulling(ctx);
1786
1787 r300SetBlendState(ctx);
1788 r300SetLogicOpState(ctx);
1789
1790 r300AlphaFunc(ctx, ctx->Color.AlphaFunc, ctx->Color.AlphaRef);
1791 r300Enable(ctx, GL_ALPHA_TEST, ctx->Color.AlphaEnabled);
1792
1793 r300->hw.vte.cmd[1] = R300_VPORT_X_SCALE_ENA
1794 | R300_VPORT_X_OFFSET_ENA
1795 | R300_VPORT_Y_SCALE_ENA
1796 | R300_VPORT_Y_OFFSET_ENA
1797 | R300_VPORT_Z_SCALE_ENA
1798 | R300_VPORT_Z_OFFSET_ENA | R300_VTX_W0_FMT;
1799 r300->hw.vte.cmd[2] = 0x00000008;
1800
1801 r300->hw.vap_vf_max_vtx_indx.cmd[1] = 0x00FFFFFF;
1802 r300->hw.vap_vf_max_vtx_indx.cmd[2] = 0x00000000;
1803
1804 #ifdef MESA_LITTLE_ENDIAN
1805 r300->hw.vap_cntl_status.cmd[1] = R300_VC_NO_SWAP;
1806 #else
1807 r300->hw.vap_cntl_status.cmd[1] = R300_VC_32BIT_SWAP;
1808 #endif
1809
1810 /* disable VAP/TCL on non-TCL capable chips */
1811 if (!has_tcl)
1812 r300->hw.vap_cntl_status.cmd[1] |= R300_VAP_TCL_BYPASS;
1813
1814 r300->hw.vap_psc_sgn_norm_cntl.cmd[1] = 0xAAAAAAAA;
1815
1816 /* XXX: Other families? */
1817 if (has_tcl) {
1818 r300->hw.vap_clip_cntl.cmd[1] = R300_PS_UCP_MODE_DIST_COP;
1819
1820 r300->hw.vap_clip.cmd[1] = r300PackFloat32(1.0); /* X */
1821 r300->hw.vap_clip.cmd[2] = r300PackFloat32(1.0); /* X */
1822 r300->hw.vap_clip.cmd[3] = r300PackFloat32(1.0); /* Y */
1823 r300->hw.vap_clip.cmd[4] = r300PackFloat32(1.0); /* Y */
1824
1825 switch (r300->radeon.radeonScreen->chip_family) {
1826 case CHIP_FAMILY_R300:
1827 r300->hw.vap_pvs_vtx_timeout_reg.cmd[1] = R300_2288_R300;
1828 break;
1829 default:
1830 r300->hw.vap_pvs_vtx_timeout_reg.cmd[1] = R300_2288_RV350;
1831 break;
1832 }
1833 }
1834
1835 r300->hw.gb_enable.cmd[1] = R300_GB_POINT_STUFF_ENABLE
1836 | R300_GB_LINE_STUFF_ENABLE
1837 | R300_GB_TRIANGLE_STUFF_ENABLE;
1838
1839 r300->hw.gb_misc.cmd[R300_GB_MISC_MSPOS_0] = 0x66666666;
1840 r300->hw.gb_misc.cmd[R300_GB_MISC_MSPOS_1] = 0x06666666;
1841
1842 r300->hw.gb_misc.cmd[R300_GB_MISC_TILE_CONFIG] =
1843 R300_GB_TILE_ENABLE | R300_GB_TILE_SIZE_16 /*| R300_GB_SUBPIXEL_1_16*/;
1844 switch (r300->radeon.radeonScreen->num_gb_pipes) {
1845 case 1:
1846 default:
1847 r300->hw.gb_misc.cmd[R300_GB_MISC_TILE_CONFIG] |=
1848 R300_GB_TILE_PIPE_COUNT_RV300;
1849 break;
1850 case 2:
1851 r300->hw.gb_misc.cmd[R300_GB_MISC_TILE_CONFIG] |=
1852 R300_GB_TILE_PIPE_COUNT_R300;
1853 break;
1854 case 3:
1855 r300->hw.gb_misc.cmd[R300_GB_MISC_TILE_CONFIG] |=
1856 R300_GB_TILE_PIPE_COUNT_R420_3P;
1857 break;
1858 case 4:
1859 r300->hw.gb_misc.cmd[R300_GB_MISC_TILE_CONFIG] |=
1860 R300_GB_TILE_PIPE_COUNT_R420;
1861 break;
1862 }
1863
1864 /* XXX: Enable anti-aliasing? */
1865 r300->hw.gb_misc2.cmd[R300_GB_MISC2_AA_CONFIG] = GB_AA_CONFIG_AA_DISABLE;
1866 r300->hw.gb_misc2.cmd[R300_GB_MISC2_SELECT] = 0;
1867
1868 r300->hw.ga_point_s0.cmd[1] = r300PackFloat32(0.0);
1869 r300->hw.ga_point_s0.cmd[2] = r300PackFloat32(0.0);
1870 r300->hw.ga_point_s0.cmd[3] = r300PackFloat32(1.0);
1871 r300->hw.ga_point_s0.cmd[4] = r300PackFloat32(1.0);
1872
1873 r300->hw.ga_triangle_stipple.cmd[1] = 0x00050005;
1874
1875 r300PointSize(ctx, 1.0);
1876
1877 r300->hw.ga_point_minmax.cmd[1] = 0x18000006;
1878 r300->hw.ga_point_minmax.cmd[2] = 0x00020006;
1879 r300->hw.ga_point_minmax.cmd[3] = r300PackFloat32(1.0 / 192.0);
1880
1881 r300LineWidth(ctx, 1.0);
1882
1883 r300->hw.ga_line_stipple.cmd[1] = 0;
1884 r300->hw.ga_line_stipple.cmd[2] = r300PackFloat32(0.0);
1885 r300->hw.ga_line_stipple.cmd[3] = r300PackFloat32(1.0);
1886
1887 r300ShadeModel(ctx, ctx->Light.ShadeModel);
1888
1889 r300PolygonMode(ctx, GL_FRONT, ctx->Polygon.FrontMode);
1890 r300PolygonMode(ctx, GL_BACK, ctx->Polygon.BackMode);
1891 r300->hw.zbias_cntl.cmd[1] = 0x00000000;
1892
1893 r300PolygonOffset(ctx, ctx->Polygon.OffsetFactor,
1894 ctx->Polygon.OffsetUnits);
1895 r300Enable(ctx, GL_POLYGON_OFFSET_POINT, ctx->Polygon.OffsetPoint);
1896 r300Enable(ctx, GL_POLYGON_OFFSET_LINE, ctx->Polygon.OffsetLine);
1897 r300Enable(ctx, GL_POLYGON_OFFSET_FILL, ctx->Polygon.OffsetFill);
1898
1899 r300->hw.su_depth_scale.cmd[1] = 0x4B7FFFFF;
1900 r300->hw.su_depth_scale.cmd[2] = 0x00000000;
1901
1902 r300->hw.sc_hyperz.cmd[1] = 0x0000001C;
1903 r300->hw.sc_hyperz.cmd[2] = 0x2DA49525;
1904
1905 r300->hw.sc_screendoor.cmd[1] = 0x00FFFFFF;
1906
1907 r300->hw.us_out_fmt.cmd[1] = R500_OUT_FMT_C4_8 |
1908 R500_C0_SEL_B | R500_C1_SEL_G | R500_C2_SEL_R | R500_C3_SEL_A;
1909 r300->hw.us_out_fmt.cmd[2] = R500_OUT_FMT_UNUSED |
1910 R500_C0_SEL_B | R500_C1_SEL_G | R500_C2_SEL_R | R500_C3_SEL_A;
1911 r300->hw.us_out_fmt.cmd[3] = R500_OUT_FMT_UNUSED |
1912 R500_C0_SEL_B | R500_C1_SEL_G | R500_C2_SEL_R | R500_C3_SEL_A;
1913 r300->hw.us_out_fmt.cmd[4] = R500_OUT_FMT_UNUSED |
1914 R500_C0_SEL_B | R500_C1_SEL_G | R500_C2_SEL_R | R500_C3_SEL_A;
1915 r300->hw.us_out_fmt.cmd[5] = R300_W_FMT_W0 | R300_W_SRC_US;
1916
1917 /* disable fog unit */
1918 r300->hw.fogs.cmd[R300_FOGS_STATE] = 0;
1919 r300->hw.fg_depth_src.cmd[1] = R300_FG_DEPTH_SRC_SCAN;
1920
1921 r300->hw.rb3d_cctl.cmd[1] = 0;
1922
1923 r300BlendColor(ctx, ctx->Color.BlendColor);
1924
1925 r300->hw.rb3d_dither_ctl.cmd[1] = 0;
1926 r300->hw.rb3d_dither_ctl.cmd[2] = 0;
1927 r300->hw.rb3d_dither_ctl.cmd[3] = 0;
1928 r300->hw.rb3d_dither_ctl.cmd[4] = 0;
1929 r300->hw.rb3d_dither_ctl.cmd[5] = 0;
1930 r300->hw.rb3d_dither_ctl.cmd[6] = 0;
1931 r300->hw.rb3d_dither_ctl.cmd[7] = 0;
1932 r300->hw.rb3d_dither_ctl.cmd[8] = 0;
1933 r300->hw.rb3d_dither_ctl.cmd[9] = 0;
1934
1935 r300->hw.rb3d_aaresolve_ctl.cmd[1] = 0;
1936
1937 r300->hw.rb3d_discard_src_pixel_lte_threshold.cmd[1] = 0x00000000;
1938 r300->hw.rb3d_discard_src_pixel_lte_threshold.cmd[2] = 0xffffffff;
1939
1940 r300->hw.zb_depthclearvalue.cmd[1] = 0;
1941
1942 r300->hw.zstencil_format.cmd[2] = R300_ZTOP_DISABLE;
1943 r300->hw.zstencil_format.cmd[3] = 0x00000003;
1944 r300->hw.zstencil_format.cmd[4] = 0x00000000;
1945 r300SetEarlyZState(ctx);
1946
1947 r300->hw.zb_zmask.cmd[1] = 0;
1948 r300->hw.zb_zmask.cmd[2] = 0;
1949
1950 r300->hw.zb_hiz_offset.cmd[1] = 0;
1951
1952 r300->hw.zb_hiz_pitch.cmd[1] = 0;
1953
1954 r300VapCntl(r300, 0, 0, 0);
1955 if (has_tcl) {
1956 r300->hw.vps.cmd[R300_VPS_ZERO_0] = 0;
1957 r300->hw.vps.cmd[R300_VPS_ZERO_1] = 0;
1958 r300->hw.vps.cmd[R300_VPS_POINTSIZE] = r300PackFloat32(1.0);
1959 r300->hw.vps.cmd[R300_VPS_ZERO_3] = 0;
1960 }
1961
1962 r300->radeon.hw.all_dirty = GL_TRUE;
1963 }
1964
1965 void r300UpdateShaders(r300ContextPtr rmesa)
1966 {
1967 GLcontext *ctx = rmesa->radeon.glCtx;
1968
1969 /* should only happenen once, just after context is created */
1970 /* TODO: shouldn't we fallback to sw here? */
1971 if (!ctx->FragmentProgram._Current) {
1972 fprintf(stderr, "No ctx->FragmentProgram._Current!!\n");
1973 return;
1974 }
1975
1976 {
1977 struct r300_fragment_program *fp;
1978
1979 fp = r300SelectAndTranslateFragmentShader(ctx);
1980
1981 r300SwitchFallback(ctx, R300_FALLBACK_FRAGMENT_PROGRAM, fp->error);
1982 }
1983
1984 if (rmesa->options.hw_tcl_enabled) {
1985 struct r300_vertex_program *vp;
1986
1987 vp = r300SelectAndTranslateVertexShader(ctx);
1988
1989 r300SwitchFallback(ctx, R300_FALLBACK_VERTEX_PROGRAM, vp->error);
1990 }
1991
1992 r300UpdateStateParameters(ctx, _NEW_PROGRAM | _NEW_PROGRAM_CONSTANTS);
1993 rmesa->radeon.NewGLState = 0;
1994 }
1995
1996 static const GLfloat *get_fragmentprogram_constant(GLcontext *ctx, GLuint index, GLfloat * buffer)
1997 {
1998 static const GLfloat dummy[4] = { 0, 0, 0, 0 };
1999 r300ContextPtr rmesa = R300_CONTEXT(ctx);
2000 struct rc_constant * rcc = &rmesa->selected_fp->code.constants.Constants[index];
2001
2002 switch(rcc->Type) {
2003 case RC_CONSTANT_EXTERNAL:
2004 return ctx->FragmentProgram._Current->Base.Parameters->ParameterValues[rcc->u.External];
2005 case RC_CONSTANT_IMMEDIATE:
2006 return rcc->u.Immediate;
2007 case RC_CONSTANT_STATE:
2008 switch(rcc->u.State[0]) {
2009 case RC_STATE_SHADOW_AMBIENT: {
2010 const int unit = (int) rcc->u.State[1];
2011 const struct gl_texture_object *texObj = ctx->Texture.Unit[unit]._Current;
2012 if (texObj) {
2013 buffer[0] =
2014 buffer[1] =
2015 buffer[2] =
2016 buffer[3] = texObj->CompareFailValue;
2017 }
2018 return buffer;
2019 }
2020
2021 case RC_STATE_R300_WINDOW_DIMENSION: {
2022 __DRIdrawable * drawable = radeon_get_drawable(&rmesa->radeon);
2023 buffer[0] = drawable->w * 0.5f; /* width*0.5 */
2024 buffer[1] = drawable->h * 0.5f; /* height*0.5 */
2025 buffer[2] = 0.5F; /* for moving range [-1 1] -> [0 1] */
2026 buffer[3] = 1.0F; /* not used */
2027 return buffer;
2028 }
2029
2030 case RC_STATE_R300_TEXRECT_FACTOR: {
2031 struct gl_texture_object *t =
2032 ctx->Texture.Unit[rcc->u.State[1]].CurrentTex[TEXTURE_RECT_INDEX];
2033
2034 if (t && t->Image[0][t->BaseLevel]) {
2035 struct gl_texture_image *image =
2036 t->Image[0][t->BaseLevel];
2037 buffer[0] = 1.0 / image->Width2;
2038 buffer[1] = 1.0 / image->Height2;
2039 } else {
2040 buffer[0] = 1.0;
2041 buffer[1] = 1.0;
2042 }
2043 buffer[2] = 1.0;
2044 buffer[3] = 1.0;
2045 return buffer;
2046 }
2047 }
2048 }
2049
2050 return dummy;
2051 }
2052
2053
2054 static void r300SetupPixelShader(GLcontext *ctx)
2055 {
2056 r300ContextPtr rmesa = R300_CONTEXT(ctx);
2057 struct r300_fragment_program *fp = rmesa->selected_fp;
2058 struct r300_fragment_program_code *code;
2059 int i;
2060
2061 code = &fp->code.code.r300;
2062
2063 R300_STATECHANGE(rmesa, fpi[0]);
2064 R300_STATECHANGE(rmesa, fpi[1]);
2065 R300_STATECHANGE(rmesa, fpi[2]);
2066 R300_STATECHANGE(rmesa, fpi[3]);
2067 rmesa->hw.fpi[0].cmd[R300_FPI_CMD_0] = cmdpacket0(rmesa->radeon.radeonScreen, R300_US_ALU_RGB_INST_0, code->alu.length);
2068 rmesa->hw.fpi[1].cmd[R300_FPI_CMD_0] = cmdpacket0(rmesa->radeon.radeonScreen, R300_US_ALU_RGB_ADDR_0, code->alu.length);
2069 rmesa->hw.fpi[2].cmd[R300_FPI_CMD_0] = cmdpacket0(rmesa->radeon.radeonScreen, R300_US_ALU_ALPHA_INST_0, code->alu.length);
2070 rmesa->hw.fpi[3].cmd[R300_FPI_CMD_0] = cmdpacket0(rmesa->radeon.radeonScreen, R300_US_ALU_ALPHA_ADDR_0, code->alu.length);
2071 for (i = 0; i < code->alu.length; i++) {
2072 rmesa->hw.fpi[0].cmd[R300_FPI_INSTR_0 + i] = code->alu.inst[i].rgb_inst;
2073 rmesa->hw.fpi[1].cmd[R300_FPI_INSTR_0 + i] = code->alu.inst[i].rgb_addr;
2074 rmesa->hw.fpi[2].cmd[R300_FPI_INSTR_0 + i] = code->alu.inst[i].alpha_inst;
2075 rmesa->hw.fpi[3].cmd[R300_FPI_INSTR_0 + i] = code->alu.inst[i].alpha_addr;
2076 }
2077
2078 R300_STATECHANGE(rmesa, fp);
2079 rmesa->hw.fp.cmd[R300_FP_CNTL0] = code->config;
2080 rmesa->hw.fp.cmd[R300_FP_CNTL1] = code->pixsize;
2081 rmesa->hw.fp.cmd[R300_FP_CNTL2] = code->code_offset;
2082 for (i = 0; i < 4; i++)
2083 rmesa->hw.fp.cmd[R300_FP_NODE0 + i] = code->code_addr[i];
2084
2085 R300_STATECHANGE(rmesa, fpp);
2086 rmesa->hw.fpp.cmd[R300_FPP_CMD_0] = cmdpacket0(rmesa->radeon.radeonScreen, R300_PFS_PARAM_0_X, fp->code.constants.Count * 4);
2087 for (i = 0; i < fp->code.constants.Count; i++) {
2088 GLfloat buffer[4];
2089 const GLfloat *constant = get_fragmentprogram_constant(ctx, i, buffer);
2090 rmesa->hw.fpp.cmd[R300_FPP_PARAM_0 + 4 * i + 0] = r300PackFloat24(constant[0]);
2091 rmesa->hw.fpp.cmd[R300_FPP_PARAM_0 + 4 * i + 1] = r300PackFloat24(constant[1]);
2092 rmesa->hw.fpp.cmd[R300_FPP_PARAM_0 + 4 * i + 2] = r300PackFloat24(constant[2]);
2093 rmesa->hw.fpp.cmd[R300_FPP_PARAM_0 + 4 * i + 3] = r300PackFloat24(constant[3]);
2094 }
2095 }
2096
2097 #define bump_r500fp_count(ptr, new_count) do{\
2098 drm_r300_cmd_header_t* _p=((drm_r300_cmd_header_t*)(ptr));\
2099 int _nc=(new_count)/6; \
2100 assert(_nc < 256); \
2101 if(_nc>_p->r500fp.count)_p->r500fp.count=_nc;\
2102 } while(0)
2103
2104 #define bump_r500fp_const_count(ptr, new_count) do{\
2105 drm_r300_cmd_header_t* _p=((drm_r300_cmd_header_t*)(ptr));\
2106 int _nc=(new_count)/4; \
2107 assert(_nc < 256); \
2108 if(_nc>_p->r500fp.count)_p->r500fp.count=_nc;\
2109 } while(0)
2110
2111 static void r500SetupPixelShader(GLcontext *ctx)
2112 {
2113 r300ContextPtr rmesa = R300_CONTEXT(ctx);
2114 struct r300_fragment_program *fp = rmesa->selected_fp;
2115 int i;
2116 struct r500_fragment_program_code *code;
2117
2118 ((drm_r300_cmd_header_t *) rmesa->hw.r500fp.cmd)->r500fp.count = 0;
2119 ((drm_r300_cmd_header_t *) rmesa->hw.r500fp_const.cmd)->r500fp.count = 0;
2120
2121 code = &fp->code.code.r500;
2122
2123 R300_STATECHANGE(rmesa, fp);
2124 rmesa->hw.fp.cmd[R500_FP_PIXSIZE] = code->max_temp_idx;
2125
2126 rmesa->hw.fp.cmd[R500_FP_CODE_ADDR] =
2127 R500_US_CODE_START_ADDR(0) |
2128 R500_US_CODE_END_ADDR(code->inst_end);
2129 rmesa->hw.fp.cmd[R500_FP_CODE_RANGE] =
2130 R500_US_CODE_RANGE_ADDR(0) |
2131 R500_US_CODE_RANGE_SIZE(code->inst_end);
2132 rmesa->hw.fp.cmd[R500_FP_CODE_OFFSET] =
2133 R500_US_CODE_OFFSET_ADDR(0);
2134
2135 R300_STATECHANGE(rmesa, r500fp);
2136 /* Emit our shader... */
2137 for (i = 0; i < code->inst_end+1; i++) {
2138 rmesa->hw.r500fp.cmd[i*6+1] = code->inst[i].inst0;
2139 rmesa->hw.r500fp.cmd[i*6+2] = code->inst[i].inst1;
2140 rmesa->hw.r500fp.cmd[i*6+3] = code->inst[i].inst2;
2141 rmesa->hw.r500fp.cmd[i*6+4] = code->inst[i].inst3;
2142 rmesa->hw.r500fp.cmd[i*6+5] = code->inst[i].inst4;
2143 rmesa->hw.r500fp.cmd[i*6+6] = code->inst[i].inst5;
2144 }
2145
2146 bump_r500fp_count(rmesa->hw.r500fp.cmd, (code->inst_end + 1) * 6);
2147
2148 R300_STATECHANGE(rmesa, r500fp_const);
2149 for (i = 0; i < fp->code.constants.Count; i++) {
2150 GLfloat buffer[4];
2151 const GLfloat *constant = get_fragmentprogram_constant(ctx, i, buffer);
2152 rmesa->hw.r500fp_const.cmd[R300_FPP_PARAM_0 + 4 * i + 0] = r300PackFloat32(constant[0]);
2153 rmesa->hw.r500fp_const.cmd[R300_FPP_PARAM_0 + 4 * i + 1] = r300PackFloat32(constant[1]);
2154 rmesa->hw.r500fp_const.cmd[R300_FPP_PARAM_0 + 4 * i + 2] = r300PackFloat32(constant[2]);
2155 rmesa->hw.r500fp_const.cmd[R300_FPP_PARAM_0 + 4 * i + 3] = r300PackFloat32(constant[3]);
2156 }
2157 bump_r500fp_const_count(rmesa->hw.r500fp_const.cmd, fp->code.constants.Count * 4);
2158 }
2159
2160 void r300SetupVAP(GLcontext *ctx, GLuint InputsRead, GLuint OutputsWritten)
2161 {
2162 r300ContextPtr rmesa = R300_CONTEXT( ctx );
2163 struct vertex_attribute *attrs = rmesa->vbuf.attribs;
2164 int i, j, reg_count;
2165 uint32_t *vir0 = &rmesa->hw.vir[0].cmd[1];
2166 uint32_t *vir1 = &rmesa->hw.vir[1].cmd[1];
2167
2168 for (i = 0; i < R300_VIR_CMDSIZE-1; ++i)
2169 vir0[i] = vir1[i] = 0;
2170
2171 for (i = 0, j = 0; i < rmesa->vbuf.num_attribs; ++i) {
2172 int tmp;
2173
2174 tmp = attrs[i].data_type | (attrs[i].dst_loc << R300_DST_VEC_LOC_SHIFT);
2175 if (attrs[i]._signed)
2176 tmp |= R300_SIGNED;
2177 if (attrs[i].normalize)
2178 tmp |= R300_NORMALIZE;
2179
2180 if (i % 2 == 0) {
2181 vir0[j] = tmp << R300_DATA_TYPE_0_SHIFT;
2182 vir1[j] = attrs[i].swizzle | (attrs[i].write_mask << R300_WRITE_ENA_SHIFT);
2183 } else {
2184 vir0[j] |= tmp << R300_DATA_TYPE_1_SHIFT;
2185 vir1[j] |= (attrs[i].swizzle | (attrs[i].write_mask << R300_WRITE_ENA_SHIFT)) << R300_SWIZZLE1_SHIFT;
2186 ++j;
2187 }
2188 }
2189
2190 reg_count = (rmesa->vbuf.num_attribs + 1) >> 1;
2191 if (rmesa->vbuf.num_attribs % 2 != 0) {
2192 vir0[reg_count-1] |= R300_LAST_VEC << R300_DATA_TYPE_0_SHIFT;
2193 } else {
2194 vir0[reg_count-1] |= R300_LAST_VEC << R300_DATA_TYPE_1_SHIFT;
2195 }
2196
2197 R300_STATECHANGE(rmesa, vir[0]);
2198 R300_STATECHANGE(rmesa, vir[1]);
2199 R300_STATECHANGE(rmesa, vof);
2200 R300_STATECHANGE(rmesa, vic);
2201
2202 if (rmesa->radeon.radeonScreen->kernel_mm) {
2203 rmesa->hw.vir[0].cmd[0] &= 0xC000FFFF;
2204 rmesa->hw.vir[1].cmd[0] &= 0xC000FFFF;
2205 rmesa->hw.vir[0].cmd[0] |= (reg_count & 0x3FFF) << 16;
2206 rmesa->hw.vir[1].cmd[0] |= (reg_count & 0x3FFF) << 16;
2207 } else {
2208 ((drm_r300_cmd_header_t *) rmesa->hw.vir[0].cmd)->packet0.count = reg_count;
2209 ((drm_r300_cmd_header_t *) rmesa->hw.vir[1].cmd)->packet0.count = reg_count;
2210 }
2211
2212 rmesa->hw.vic.cmd[R300_VIC_CNTL_0] = r300VAPInputCntl0(ctx, InputsRead);
2213 rmesa->hw.vic.cmd[R300_VIC_CNTL_1] = r300VAPInputCntl1(ctx, InputsRead);
2214 rmesa->hw.vof.cmd[R300_VOF_CNTL_0] = r300VAPOutputCntl0(ctx, OutputsWritten);
2215 rmesa->hw.vof.cmd[R300_VOF_CNTL_1] = r300VAPOutputCntl1(ctx, OutputsWritten);
2216 }
2217
2218 void r300UpdateShaderStates(r300ContextPtr rmesa)
2219 {
2220 GLcontext *ctx;
2221 ctx = rmesa->radeon.glCtx;
2222
2223 /* should only happenen once, just after context is created */
2224 if (!ctx->FragmentProgram._Current)
2225 return;
2226
2227 r300SetEarlyZState(ctx);
2228
2229 r300SetupTextures(ctx);
2230
2231 rmesa->vtbl.SetupPixelShader(ctx);
2232
2233 rmesa->vtbl.SetupRSUnit(ctx);
2234
2235 if (rmesa->options.hw_tcl_enabled) {
2236 r300SetupVertexProgram(rmesa);
2237 }
2238 }
2239
2240 #define EASY_US_OUT_FMT(comps, c0, c1, c2, c3) \
2241 (R500_OUT_FMT_##comps | R500_C0_SEL_##c0 | R500_C1_SEL_##c1 | \
2242 R500_C2_SEL_##c2 | R500_C3_SEL_##c3)
2243 static void r300SetupUsOutputFormat(GLcontext *ctx)
2244 {
2245 r300ContextPtr rmesa = R300_CONTEXT(ctx);
2246 uint32_t hw_format;
2247 struct radeon_renderbuffer *rrb = radeon_get_colorbuffer(&rmesa->radeon);
2248
2249 if (!rrb) {
2250 return;
2251 }
2252
2253 switch (rrb->base.Format)
2254 {
2255 case MESA_FORMAT_RGBA5551:
2256 case MESA_FORMAT_RGBA8888:
2257 hw_format = EASY_US_OUT_FMT(C4_8, A, B, G, R);
2258 break;
2259 case MESA_FORMAT_RGB565_REV:
2260 case MESA_FORMAT_RGBA8888_REV:
2261 hw_format = EASY_US_OUT_FMT(C4_8, R, G, B, A);
2262 break;
2263 case MESA_FORMAT_RGB565:
2264 case MESA_FORMAT_ARGB4444:
2265 case MESA_FORMAT_ARGB1555:
2266 case MESA_FORMAT_XRGB8888:
2267 case MESA_FORMAT_ARGB8888:
2268 hw_format = EASY_US_OUT_FMT(C4_8, B, G, R, A);
2269 break;
2270 case MESA_FORMAT_ARGB4444_REV:
2271 case MESA_FORMAT_ARGB1555_REV:
2272 case MESA_FORMAT_XRGB8888_REV:
2273 case MESA_FORMAT_ARGB8888_REV:
2274 hw_format = EASY_US_OUT_FMT(C4_8, A, R, G, B);
2275 break;
2276 case MESA_FORMAT_SRGBA8:
2277 hw_format = EASY_US_OUT_FMT(C4_10_GAMMA, A, B, G, R);
2278 break;
2279 case MESA_FORMAT_SARGB8:
2280 hw_format = EASY_US_OUT_FMT(C4_10_GAMMA, B, G, R, A);
2281 break;
2282 case MESA_FORMAT_SL8:
2283 hw_format = EASY_US_OUT_FMT(C4_10_GAMMA, A, A, R, A);
2284 break;
2285 case MESA_FORMAT_A8:
2286 hw_format = EASY_US_OUT_FMT(C4_8, A, A, A, A);
2287 break;
2288 case MESA_FORMAT_L8:
2289 case MESA_FORMAT_I8:
2290 hw_format = EASY_US_OUT_FMT(C4_8, A, A, R, A);
2291 break;
2292 default:
2293 assert(!"Unsupported format");
2294 break;
2295 }
2296
2297 R300_STATECHANGE(rmesa, us_out_fmt);
2298 rmesa->hw.us_out_fmt.cmd[1] = hw_format;
2299 }
2300 #undef EASY_US_OUT_FMT
2301
2302 /**
2303 * Called by Mesa after an internal state update.
2304 */
2305 static void r300InvalidateState(GLcontext * ctx, GLuint new_state)
2306 {
2307 r300ContextPtr r300 = R300_CONTEXT(ctx);
2308
2309 _swrast_InvalidateState(ctx, new_state);
2310 _swsetup_InvalidateState(ctx, new_state);
2311 _vbo_InvalidateState(ctx, new_state);
2312 _tnl_InvalidateState(ctx, new_state);
2313
2314 if (new_state & _NEW_BUFFERS) {
2315 _mesa_update_framebuffer(ctx);
2316 /* this updates the DrawBuffer's Width/Height if it's a FBO */
2317 _mesa_update_draw_buffer_bounds(ctx);
2318
2319 R300_STATECHANGE(r300, cb);
2320 R300_STATECHANGE(r300, zb);
2321 }
2322
2323 if (new_state & (_NEW_LIGHT)) {
2324 R300_STATECHANGE(r300, shade2);
2325 if (ctx->Light.ProvokingVertex == GL_LAST_VERTEX_CONVENTION)
2326 r300->hw.shade2.cmd[1] |= R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_LAST;
2327 else
2328 r300->hw.shade2.cmd[1] &= ~R300_GA_COLOR_CONTROL_PROVOKING_VERTEX_LAST;
2329 }
2330
2331 if (new_state & _NEW_BUFFERS) {
2332 r300SetupUsOutputFormat(ctx);
2333 }
2334
2335 r300->radeon.NewGLState |= new_state;
2336 }
2337
2338 /**
2339 * Calculate initial hardware state and register state functions.
2340 * Assumes that the command buffer and state atoms have been
2341 * initialized already.
2342 */
2343 void r300InitState(r300ContextPtr r300)
2344 {
2345 r300ResetHwState(r300);
2346 }
2347
2348 static void r300RenderMode(GLcontext * ctx, GLenum mode)
2349 {
2350 r300SwitchFallback(ctx, R300_FALLBACK_RENDER_MODE, ctx->RenderMode != GL_RENDER);
2351 }
2352
2353 /**
2354 * Initialize driver's state callback functions
2355 */
2356 void r300InitStateFuncs(radeonContextPtr radeon, struct dd_function_table *functions)
2357 {
2358
2359 functions->UpdateState = r300InvalidateState;
2360 functions->AlphaFunc = r300AlphaFunc;
2361 functions->BlendColor = r300BlendColor;
2362 functions->BlendEquationSeparate = r300BlendEquationSeparate;
2363 functions->BlendFuncSeparate = r300BlendFuncSeparate;
2364 functions->Enable = r300Enable;
2365 functions->ColorMask = r300ColorMask;
2366 functions->DepthFunc = r300DepthFunc;
2367 functions->DepthMask = r300DepthMask;
2368 functions->CullFace = r300CullFace;
2369 functions->FrontFace = r300FrontFace;
2370 functions->ShadeModel = r300ShadeModel;
2371 functions->LogicOpcode = r300LogicOpcode;
2372
2373 /* ARB_point_parameters */
2374 functions->PointParameterfv = r300PointParameter;
2375
2376 /* Stencil related */
2377 functions->StencilFuncSeparate = r300StencilFuncSeparate;
2378 functions->StencilMaskSeparate = r300StencilMaskSeparate;
2379 functions->StencilOpSeparate = r300StencilOpSeparate;
2380
2381 /* Viewport related */
2382 functions->Viewport = r300Viewport;
2383 functions->DepthRange = r300DepthRange;
2384 functions->PointSize = r300PointSize;
2385 functions->LineWidth = r300LineWidth;
2386
2387 functions->PolygonOffset = r300PolygonOffset;
2388 functions->PolygonMode = r300PolygonMode;
2389
2390 functions->RenderMode = r300RenderMode;
2391
2392 functions->ClipPlane = r300ClipPlane;
2393 functions->Scissor = radeonScissor;
2394
2395 functions->DrawBuffer = radeonDrawBuffer;
2396 functions->ReadBuffer = radeonReadBuffer;
2397
2398 functions->CopyPixels = _mesa_meta_CopyPixels;
2399 functions->DrawPixels = _mesa_meta_DrawPixels;
2400 if (radeon->radeonScreen->kernel_mm)
2401 functions->ReadPixels = radeonReadPixels;
2402 }
2403
2404 void r300InitShaderFunctions(r300ContextPtr r300)
2405 {
2406 if (r300->radeon.radeonScreen->chip_family >= CHIP_FAMILY_RV515) {
2407 r300->vtbl.SetupRSUnit = r500SetupRSUnit;
2408 r300->vtbl.SetupPixelShader = r500SetupPixelShader;
2409 r300->vtbl.SetupFragmentShaderTextures = r500SetupFragmentShaderTextures;
2410 } else {
2411 r300->vtbl.SetupRSUnit = r300SetupRSUnit;
2412 r300->vtbl.SetupPixelShader = r300SetupPixelShader;
2413 r300->vtbl.SetupFragmentShaderTextures = r300SetupFragmentShaderTextures;
2414 }
2415 }