projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
glsl: Add b2f16 and f162b conversion operations
[mesa.git] / src / mesa / state_tracker / st_glsl_to_tgsi.cpp
1 /*
2 * Copyright (C) 2005-2007 Brian Paul All Rights Reserved.
3 * Copyright (C) 2008 VMware, Inc. All Rights Reserved.
4 * Copyright © 2010 Intel Corporation
5 * Copyright © 2011 Bryan Cain
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the "Software"),
9 * to deal in the Software without restriction, including without limitation
10 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
11 * and/or sell copies of the Software, and to permit persons to whom the
12 * Software is furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the next
15 * paragraph) shall be included in all copies or substantial portions of the
16 * Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
22 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
23 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
24 * DEALINGS IN THE SOFTWARE.
25 */
26
27 /**
28 * \file glsl_to_tgsi.cpp
29 *
30 * Translate GLSL IR to TGSI.
31 */
32
33 #include "st_glsl_to_tgsi.h"
34
35 #include "compiler/glsl/glsl_parser_extras.h"
36 #include "compiler/glsl/ir_optimization.h"
37 #include "compiler/glsl/program.h"
38
39 #include "main/errors.h"
40 #include "main/shaderobj.h"
41 #include "main/uniforms.h"
42 #include "main/shaderapi.h"
43 #include "main/shaderimage.h"
44 #include "program/prog_instruction.h"
45
46 #include "pipe/p_context.h"
47 #include "pipe/p_screen.h"
48 #include "tgsi/tgsi_ureg.h"
49 #include "tgsi/tgsi_info.h"
50 #include "util/u_math.h"
51 #include "util/u_memory.h"
52 #include "st_program.h"
53 #include "st_mesa_to_tgsi.h"
54 #include "st_format.h"
55 #include "st_glsl_to_tgsi_temprename.h"
56
57 #include "util/hash_table.h"
58 #include <algorithm>
59
60 #define PROGRAM_ANY_CONST ((1 << PROGRAM_STATE_VAR) | \
61 (1 << PROGRAM_CONSTANT) | \
62 (1 << PROGRAM_UNIFORM))
63
64 #define MAX_GLSL_TEXTURE_OFFSET 4
65
66 #ifndef NDEBUG
67 #include "util/u_atomic.h"
68 #include "util/simple_mtx.h"
69 #include <fstream>
70 #include <ios>
71
72 /* Prepare to make it possible to specify log file */
73 static std::ofstream stats_log;
74
75 /* Helper function to check whether we want to write some statistics
76 * of the shader conversion.
77 */
78
79 static simple_mtx_t print_stats_mutex = _SIMPLE_MTX_INITIALIZER_NP;
80
81 static inline bool print_stats_enabled ()
82 {
83 static int stats_enabled = 0;
84
85 if (!stats_enabled) {
86 simple_mtx_lock(&print_stats_mutex);
87 if (!stats_enabled) {
88 const char *stats_filename = getenv("GLSL_TO_TGSI_PRINT_STATS");
89 if (stats_filename) {
90 bool write_header = std::ifstream(stats_filename).fail();
91 stats_log.open(stats_filename, std::ios_base::out | std::ios_base::app);
92 stats_enabled = stats_log.good() ? 1 : -1;
93 if (write_header)
94 stats_log << "arrays,temps,temps in arrays,total,instructions\n";
95 } else {
96 stats_enabled = -1;
97 }
98 }
99 simple_mtx_unlock(&print_stats_mutex);
100 }
101 return stats_enabled > 0;
102 }
103 #define PRINT_STATS(X) if (print_stats_enabled()) do { X; } while (false);
104 #else
105 #define PRINT_STATS(X)
106 #endif
107
108
109 static unsigned is_precise(const ir_variable *ir)
110 {
111 if (!ir)
112 return 0;
113 return ir->data.precise || ir->data.invariant;
114 }
115
116 class variable_storage {
117 DECLARE_RZALLOC_CXX_OPERATORS(variable_storage)
118
119 public:
120 variable_storage(ir_variable *var, gl_register_file file, int index,
121 unsigned array_id = 0)
122 : file(file), index(index), component(0), var(var), array_id(array_id)
123 {
124 assert(file != PROGRAM_ARRAY || array_id != 0);
125 }
126
127 gl_register_file file;
128 int index;
129
130 /* Explicit component location. This is given in terms of the GLSL-style
131 * swizzles where each double is a single component, i.e. for 64-bit types
132 * it can only be 0 or 1.
133 */
134 int component;
135 ir_variable *var; /* variable that maps to this, if any */
136 unsigned array_id;
137 };
138
139 class immediate_storage : public exec_node {
140 public:
141 immediate_storage(gl_constant_value *values, int size32, GLenum type)
142 {
143 memcpy(this->values, values, size32 * sizeof(gl_constant_value));
144 this->size32 = size32;
145 this->type = type;
146 }
147
148 /* doubles are stored across 2 gl_constant_values */
149 gl_constant_value values[4];
150 int size32; /**< Number of 32-bit components (1-4) */
151 GLenum type; /**< GL_DOUBLE, GL_FLOAT, GL_INT, GL_BOOL, or GL_UNSIGNED_INT */
152 };
153
154 static const st_src_reg undef_src = st_src_reg(PROGRAM_UNDEFINED, 0, GLSL_TYPE_ERROR);
155 static const st_dst_reg undef_dst = st_dst_reg(PROGRAM_UNDEFINED, SWIZZLE_NOOP, GLSL_TYPE_ERROR);
156
157 struct inout_decl {
158 unsigned mesa_index;
159 unsigned array_id; /* TGSI ArrayID; 1-based: 0 means not an array */
160 unsigned size;
161 unsigned interp_loc;
162 unsigned gs_out_streams;
163 enum glsl_interp_mode interp;
164 enum glsl_base_type base_type;
165 ubyte usage_mask; /* GLSL-style usage-mask, i.e. single bit per double */
166 bool invariant;
167 };
168
169 static struct inout_decl *
170 find_inout_array(struct inout_decl *decls, unsigned count, unsigned array_id)
171 {
172 assert(array_id != 0);
173
174 for (unsigned i = 0; i < count; i++) {
175 struct inout_decl *decl = &decls[i];
176
177 if (array_id == decl->array_id) {
178 return decl;
179 }
180 }
181
182 return NULL;
183 }
184
185 static enum glsl_base_type
186 find_array_type(struct inout_decl *decls, unsigned count, unsigned array_id)
187 {
188 if (!array_id)
189 return GLSL_TYPE_ERROR;
190 struct inout_decl *decl = find_inout_array(decls, count, array_id);
191 if (decl)
192 return decl->base_type;
193 return GLSL_TYPE_ERROR;
194 }
195
196 struct hwatomic_decl {
197 unsigned location;
198 unsigned binding;
199 unsigned size;
200 unsigned array_id;
201 };
202
203 struct glsl_to_tgsi_visitor : public ir_visitor {
204 public:
205 glsl_to_tgsi_visitor();
206 ~glsl_to_tgsi_visitor();
207
208 struct gl_context *ctx;
209 struct gl_program *prog;
210 struct gl_shader_program *shader_program;
211 struct gl_linked_shader *shader;
212 struct gl_shader_compiler_options *options;
213
214 int next_temp;
215
216 unsigned *array_sizes;
217 unsigned max_num_arrays;
218 unsigned next_array;
219
220 struct inout_decl inputs[4 * PIPE_MAX_SHADER_INPUTS];
221 unsigned num_inputs;
222 unsigned num_input_arrays;
223 struct inout_decl outputs[4 * PIPE_MAX_SHADER_OUTPUTS];
224 unsigned num_outputs;
225 unsigned num_output_arrays;
226
227 struct hwatomic_decl atomic_info[PIPE_MAX_HW_ATOMIC_BUFFERS];
228 unsigned num_atomics;
229 unsigned num_atomic_arrays;
230 int num_address_regs;
231 uint32_t samplers_used;
232 glsl_base_type sampler_types[PIPE_MAX_SAMPLERS];
233 enum tgsi_texture_type sampler_targets[PIPE_MAX_SAMPLERS];
234 int images_used;
235 enum tgsi_texture_type image_targets[PIPE_MAX_SHADER_IMAGES];
236 enum pipe_format image_formats[PIPE_MAX_SHADER_IMAGES];
237 bool image_wr[PIPE_MAX_SHADER_IMAGES];
238 bool indirect_addr_consts;
239 int wpos_transform_const;
240
241 bool native_integers;
242 bool have_sqrt;
243 bool have_fma;
244 bool use_shared_memory;
245 bool has_tex_txf_lz;
246 bool precise;
247 bool need_uarl;
248 bool tg4_component_in_swizzle;
249
250 variable_storage *find_variable_storage(ir_variable *var);
251
252 int add_constant(gl_register_file file, gl_constant_value values[8],
253 int size, GLenum datatype, uint16_t *swizzle_out);
254
255 st_src_reg get_temp(const glsl_type *type);
256 void reladdr_to_temp(ir_instruction *ir, st_src_reg *reg, int *num_reladdr);
257
258 st_src_reg st_src_reg_for_double(double val);
259 st_src_reg st_src_reg_for_float(float val);
260 st_src_reg st_src_reg_for_int(int val);
261 st_src_reg st_src_reg_for_int64(int64_t val);
262 st_src_reg st_src_reg_for_type(enum glsl_base_type type, int val);
263
264 /**
265 * \name Visit methods
266 *
267 * As typical for the visitor pattern, there must be one \c visit method for
268 * each concrete subclass of \c ir_instruction. Virtual base classes within
269 * the hierarchy should not have \c visit methods.
270 */
271 /*@{*/
272 virtual void visit(ir_variable *);
273 virtual void visit(ir_loop *);
274 virtual void visit(ir_loop_jump *);
275 virtual void visit(ir_function_signature *);
276 virtual void visit(ir_function *);
277 virtual void visit(ir_expression *);
278 virtual void visit(ir_swizzle *);
279 virtual void visit(ir_dereference_variable *);
280 virtual void visit(ir_dereference_array *);
281 virtual void visit(ir_dereference_record *);
282 virtual void visit(ir_assignment *);
283 virtual void visit(ir_constant *);
284 virtual void visit(ir_call *);
285 virtual void visit(ir_return *);
286 virtual void visit(ir_discard *);
287 virtual void visit(ir_demote *);
288 virtual void visit(ir_texture *);
289 virtual void visit(ir_if *);
290 virtual void visit(ir_emit_vertex *);
291 virtual void visit(ir_end_primitive *);
292 virtual void visit(ir_barrier *);
293 /*@}*/
294
295 void visit_expression(ir_expression *, st_src_reg *) ATTRIBUTE_NOINLINE;
296
297 void visit_atomic_counter_intrinsic(ir_call *);
298 void visit_ssbo_intrinsic(ir_call *);
299 void visit_membar_intrinsic(ir_call *);
300 void visit_shared_intrinsic(ir_call *);
301 void visit_image_intrinsic(ir_call *);
302 void visit_generic_intrinsic(ir_call *, enum tgsi_opcode op);
303
304 st_src_reg result;
305
306 /** List of variable_storage */
307 struct hash_table *variables;
308
309 /** List of immediate_storage */
310 exec_list immediates;
311 unsigned num_immediates;
312
313 /** List of glsl_to_tgsi_instruction */
314 exec_list instructions;
315
316 glsl_to_tgsi_instruction *emit_asm(ir_instruction *ir, enum tgsi_opcode op,
317 st_dst_reg dst = undef_dst,
318 st_src_reg src0 = undef_src,
319 st_src_reg src1 = undef_src,
320 st_src_reg src2 = undef_src,
321 st_src_reg src3 = undef_src);
322
323 glsl_to_tgsi_instruction *emit_asm(ir_instruction *ir, enum tgsi_opcode op,
324 st_dst_reg dst, st_dst_reg dst1,
325 st_src_reg src0 = undef_src,
326 st_src_reg src1 = undef_src,
327 st_src_reg src2 = undef_src,
328 st_src_reg src3 = undef_src);
329
330 enum tgsi_opcode get_opcode(enum tgsi_opcode op,
331 st_dst_reg dst,
332 st_src_reg src0, st_src_reg src1);
333
334 /**
335 * Emit the correct dot-product instruction for the type of arguments
336 */
337 glsl_to_tgsi_instruction *emit_dp(ir_instruction *ir,
338 st_dst_reg dst,
339 st_src_reg src0,
340 st_src_reg src1,
341 unsigned elements);
342
343 void emit_scalar(ir_instruction *ir, enum tgsi_opcode op,
344 st_dst_reg dst, st_src_reg src0);
345
346 void emit_scalar(ir_instruction *ir, enum tgsi_opcode op,
347 st_dst_reg dst, st_src_reg src0, st_src_reg src1);
348
349 void emit_arl(ir_instruction *ir, st_dst_reg dst, st_src_reg src0);
350
351 void get_deref_offsets(ir_dereference *ir,
352 unsigned *array_size,
353 unsigned *base,
354 uint16_t *index,
355 st_src_reg *reladdr,
356 bool opaque);
357 void calc_deref_offsets(ir_dereference *tail,
358 unsigned *array_elements,
359 uint16_t *index,
360 st_src_reg *indirect,
361 unsigned *location);
362 st_src_reg canonicalize_gather_offset(st_src_reg offset);
363 bool handle_bound_deref(ir_dereference *ir);
364
365 bool try_emit_mad(ir_expression *ir,
366 int mul_operand);
367 bool try_emit_mad_for_and_not(ir_expression *ir,
368 int mul_operand);
369
370 void emit_swz(ir_expression *ir);
371
372 bool process_move_condition(ir_rvalue *ir);
373
374 void simplify_cmp(void);
375
376 void rename_temp_registers(struct rename_reg_pair *renames);
377 void get_first_temp_read(int *first_reads);
378 void get_first_temp_write(int *first_writes);
379 void get_last_temp_read_first_temp_write(int *last_reads, int *first_writes);
380 void get_last_temp_write(int *last_writes);
381
382 void copy_propagate(void);
383 int eliminate_dead_code(void);
384
385 void split_arrays(void);
386 void merge_two_dsts(void);
387 void merge_registers(void);
388 void renumber_registers(void);
389
390 void emit_block_mov(ir_assignment *ir, const struct glsl_type *type,
391 st_dst_reg *l, st_src_reg *r,
392 st_src_reg *cond, bool cond_swap);
393
394 void print_stats();
395
396 void *mem_ctx;
397 };
398
399 static st_dst_reg address_reg = st_dst_reg(PROGRAM_ADDRESS, WRITEMASK_X,
400 GLSL_TYPE_FLOAT, 0);
401 static st_dst_reg address_reg2 = st_dst_reg(PROGRAM_ADDRESS, WRITEMASK_X,
402 GLSL_TYPE_FLOAT, 1);
403 static st_dst_reg sampler_reladdr = st_dst_reg(PROGRAM_ADDRESS, WRITEMASK_X,
404 GLSL_TYPE_FLOAT, 2);
405
406 static void
407 fail_link(struct gl_shader_program *prog, const char *fmt, ...)
408 PRINTFLIKE(2, 3);
409
410 static void
411 fail_link(struct gl_shader_program *prog, const char *fmt, ...)
412 {
413 va_list args;
414 va_start(args, fmt);
415 ralloc_vasprintf_append(&prog->data->InfoLog, fmt, args);
416 va_end(args);
417
418 prog->data->LinkStatus = LINKING_FAILURE;
419 }
420
421 int
422 swizzle_for_size(int size)
423 {
424 static const int size_swizzles[4] = {
425 MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_X, SWIZZLE_X, SWIZZLE_X),
426 MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y, SWIZZLE_Y, SWIZZLE_Y),
427 MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y, SWIZZLE_Z, SWIZZLE_Z),
428 MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y, SWIZZLE_Z, SWIZZLE_W),
429 };
430
431 assert((size >= 1) && (size <= 4));
432 return size_swizzles[size - 1];
433 }
434
435
436 glsl_to_tgsi_instruction *
437 glsl_to_tgsi_visitor::emit_asm(ir_instruction *ir, enum tgsi_opcode op,
438 st_dst_reg dst, st_dst_reg dst1,
439 st_src_reg src0, st_src_reg src1,
440 st_src_reg src2, st_src_reg src3)
441 {
442 glsl_to_tgsi_instruction *inst = new(mem_ctx) glsl_to_tgsi_instruction();
443 int num_reladdr = 0, i, j;
444 bool dst_is_64bit[2];
445
446 op = get_opcode(op, dst, src0, src1);
447
448 /* If we have to do relative addressing, we want to load the ARL
449 * reg directly for one of the regs, and preload the other reladdr
450 * sources into temps.
451 */
452 num_reladdr += dst.reladdr != NULL || dst.reladdr2;
453 assert(!dst1.reladdr); /* should be lowered in earlier passes */
454 num_reladdr += src0.reladdr != NULL || src0.reladdr2 != NULL;
455 num_reladdr += src1.reladdr != NULL || src1.reladdr2 != NULL;
456 num_reladdr += src2.reladdr != NULL || src2.reladdr2 != NULL;
457 num_reladdr += src3.reladdr != NULL || src3.reladdr2 != NULL;
458
459 reladdr_to_temp(ir, &src3, &num_reladdr);
460 reladdr_to_temp(ir, &src2, &num_reladdr);
461 reladdr_to_temp(ir, &src1, &num_reladdr);
462 reladdr_to_temp(ir, &src0, &num_reladdr);
463
464 if (dst.reladdr || dst.reladdr2) {
465 if (dst.reladdr)
466 emit_arl(ir, address_reg, *dst.reladdr);
467 if (dst.reladdr2)
468 emit_arl(ir, address_reg2, *dst.reladdr2);
469 num_reladdr--;
470 }
471
472 assert(num_reladdr == 0);
473
474 /* inst->op has only 8 bits. */
475 STATIC_ASSERT(TGSI_OPCODE_LAST <= 255);
476
477 inst->op = op;
478 inst->precise = this->precise;
479 inst->info = tgsi_get_opcode_info(op);
480 inst->dst[0] = dst;
481 inst->dst[1] = dst1;
482 inst->src[0] = src0;
483 inst->src[1] = src1;
484 inst->src[2] = src2;
485 inst->src[3] = src3;
486 inst->is_64bit_expanded = false;
487 inst->ir = ir;
488 inst->dead_mask = 0;
489 inst->tex_offsets = NULL;
490 inst->tex_offset_num_offset = 0;
491 inst->saturate = 0;
492 inst->tex_shadow = 0;
493 /* default to float, for paths where this is not initialized
494 * (since 0==UINT which is likely wrong):
495 */
496 inst->tex_type = GLSL_TYPE_FLOAT;
497
498 /* Update indirect addressing status used by TGSI */
499 if (dst.reladdr || dst.reladdr2) {
500 switch (dst.file) {
501 case PROGRAM_STATE_VAR:
502 case PROGRAM_CONSTANT:
503 case PROGRAM_UNIFORM:
504 this->indirect_addr_consts = true;
505 break;
506 case PROGRAM_IMMEDIATE:
507 assert(!"immediates should not have indirect addressing");
508 break;
509 default:
510 break;
511 }
512 }
513 else {
514 for (i = 0; i < 4; i++) {
515 if (inst->src[i].reladdr) {
516 switch (inst->src[i].file) {
517 case PROGRAM_STATE_VAR:
518 case PROGRAM_CONSTANT:
519 case PROGRAM_UNIFORM:
520 this->indirect_addr_consts = true;
521 break;
522 case PROGRAM_IMMEDIATE:
523 assert(!"immediates should not have indirect addressing");
524 break;
525 default:
526 break;
527 }
528 }
529 }
530 }
531
532 /*
533 * This section contains the double processing.
534 * GLSL just represents doubles as single channel values,
535 * however most HW and TGSI represent doubles as pairs of register channels.
536 *
537 * so we have to fixup destination writemask/index and src swizzle/indexes.
538 * dest writemasks need to translate from single channel write mask
539 * to a dual-channel writemask, but also need to modify the index,
540 * if we are touching the Z,W fields in the pre-translated writemask.
541 *
542 * src channels have similiar index modifications along with swizzle
543 * changes to we pick the XY, ZW pairs from the correct index.
544 *
545 * GLSL [0].x -> TGSI [0].xy
546 * GLSL [0].y -> TGSI [0].zw
547 * GLSL [0].z -> TGSI [1].xy
548 * GLSL [0].w -> TGSI [1].zw
549 */
550 for (j = 0; j < 2; j++) {
551 dst_is_64bit[j] = glsl_base_type_is_64bit(inst->dst[j].type);
552 if (!dst_is_64bit[j] && inst->dst[j].file == PROGRAM_OUTPUT &&
553 inst->dst[j].type == GLSL_TYPE_ARRAY) {
554 enum glsl_base_type type = find_array_type(this->outputs,
555 this->num_outputs,
556 inst->dst[j].array_id);
557 if (glsl_base_type_is_64bit(type))
558 dst_is_64bit[j] = true;
559 }
560 }
561
562 if (dst_is_64bit[0] || dst_is_64bit[1] ||
563 glsl_base_type_is_64bit(inst->src[0].type)) {
564 glsl_to_tgsi_instruction *dinst = NULL;
565 int initial_src_swz[4], initial_src_idx[4];
566 int initial_dst_idx[2], initial_dst_writemask[2];
567 /* select the writemask for dst0 or dst1 */
568 unsigned writemask = inst->dst[1].file == PROGRAM_UNDEFINED
569 ? inst->dst[0].writemask : inst->dst[1].writemask;
570
571 /* copy out the writemask, index and swizzles for all src/dsts. */
572 for (j = 0; j < 2; j++) {
573 initial_dst_writemask[j] = inst->dst[j].writemask;
574 initial_dst_idx[j] = inst->dst[j].index;
575 }
576
577 for (j = 0; j < 4; j++) {
578 initial_src_swz[j] = inst->src[j].swizzle;
579 initial_src_idx[j] = inst->src[j].index;
580 }
581
582 /*
583 * scan all the components in the dst writemask
584 * generate an instruction for each of them if required.
585 */
586 st_src_reg addr;
587 while (writemask) {
588
589 int i = u_bit_scan(&writemask);
590
591 /* before emitting the instruction, see if we have to adjust
592 * load / store address */
593 if (i > 1 && (inst->op == TGSI_OPCODE_LOAD ||
594 inst->op == TGSI_OPCODE_STORE) &&
595 addr.file == PROGRAM_UNDEFINED) {
596 /* We have to advance the buffer address by 16 */
597 addr = get_temp(glsl_type::uint_type);
598 emit_asm(ir, TGSI_OPCODE_UADD, st_dst_reg(addr),
599 inst->src[0], st_src_reg_for_int(16));
600 }
601
602 /* first time use previous instruction */
603 if (dinst == NULL) {
604 dinst = inst;
605 } else {
606 /* create a new instructions for subsequent attempts */
607 dinst = new(mem_ctx) glsl_to_tgsi_instruction();
608 *dinst = *inst;
609 dinst->next = NULL;
610 dinst->prev = NULL;
611 }
612 this->instructions.push_tail(dinst);
613 dinst->is_64bit_expanded = true;
614
615 /* modify the destination if we are splitting */
616 for (j = 0; j < 2; j++) {
617 if (dst_is_64bit[j]) {
618 dinst->dst[j].writemask = (i & 1) ? WRITEMASK_ZW : WRITEMASK_XY;
619 dinst->dst[j].index = initial_dst_idx[j];
620 if (i > 1) {
621 if (dinst->op == TGSI_OPCODE_LOAD ||
622 dinst->op == TGSI_OPCODE_STORE)
623 dinst->src[0] = addr;
624 if (dinst->op != TGSI_OPCODE_STORE)
625 dinst->dst[j].index++;
626 }
627 } else {
628 /* if we aren't writing to a double, just get the bit of the
629 * initial writemask for this channel
630 */
631 dinst->dst[j].writemask = initial_dst_writemask[j] & (1 << i);
632 }
633 }
634
635 /* modify the src registers */
636 for (j = 0; j < 4; j++) {
637 int swz = GET_SWZ(initial_src_swz[j], i);
638
639 if (glsl_base_type_is_64bit(dinst->src[j].type)) {
640 dinst->src[j].index = initial_src_idx[j];
641 if (swz > 1) {
642 dinst->src[j].double_reg2 = true;
643 dinst->src[j].index++;
644 }
645
646 if (swz & 1)
647 dinst->src[j].swizzle = MAKE_SWIZZLE4(SWIZZLE_Z, SWIZZLE_W,
648 SWIZZLE_Z, SWIZZLE_W);
649 else
650 dinst->src[j].swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y,
651 SWIZZLE_X, SWIZZLE_Y);
652
653 } else {
654 /* some opcodes are special case in what they use as sources
655 * - [FUI]2D/[UI]2I64 is a float/[u]int src0, (D)LDEXP is
656 * integer src1
657 */
658 if (op == TGSI_OPCODE_F2D || op == TGSI_OPCODE_U2D ||
659 op == TGSI_OPCODE_I2D ||
660 op == TGSI_OPCODE_I2I64 || op == TGSI_OPCODE_U2I64 ||
661 op == TGSI_OPCODE_DLDEXP || op == TGSI_OPCODE_LDEXP ||
662 (op == TGSI_OPCODE_UCMP && dst_is_64bit[0])) {
663 dinst->src[j].swizzle = MAKE_SWIZZLE4(swz, swz, swz, swz);
664 }
665 }
666 }
667 }
668 inst = dinst;
669 } else {
670 this->instructions.push_tail(inst);
671 }
672
673
674 return inst;
675 }
676
677 glsl_to_tgsi_instruction *
678 glsl_to_tgsi_visitor::emit_asm(ir_instruction *ir, enum tgsi_opcode op,
679 st_dst_reg dst,
680 st_src_reg src0, st_src_reg src1,
681 st_src_reg src2, st_src_reg src3)
682 {
683 return emit_asm(ir, op, dst, undef_dst, src0, src1, src2, src3);
684 }
685
686 /**
687 * Determines whether to use an integer, unsigned integer, or float opcode
688 * based on the operands and input opcode, then emits the result.
689 */
690 enum tgsi_opcode
691 glsl_to_tgsi_visitor::get_opcode(enum tgsi_opcode op,
692 st_dst_reg dst,
693 st_src_reg src0, st_src_reg src1)
694 {
695 enum glsl_base_type type = GLSL_TYPE_FLOAT;
696
697 if (op == TGSI_OPCODE_MOV)
698 return op;
699
700 assert(src0.type != GLSL_TYPE_ARRAY);
701 assert(src0.type != GLSL_TYPE_STRUCT);
702 assert(src1.type != GLSL_TYPE_ARRAY);
703 assert(src1.type != GLSL_TYPE_STRUCT);
704
705 if (is_resource_instruction(op))
706 type = src1.type;
707 else if (src0.type == GLSL_TYPE_INT64 || src1.type == GLSL_TYPE_INT64)
708 type = GLSL_TYPE_INT64;
709 else if (src0.type == GLSL_TYPE_UINT64 || src1.type == GLSL_TYPE_UINT64)
710 type = GLSL_TYPE_UINT64;
711 else if (src0.type == GLSL_TYPE_DOUBLE || src1.type == GLSL_TYPE_DOUBLE)
712 type = GLSL_TYPE_DOUBLE;
713 else if (src0.type == GLSL_TYPE_FLOAT || src1.type == GLSL_TYPE_FLOAT)
714 type = GLSL_TYPE_FLOAT;
715 else if (native_integers)
716 type = src0.type == GLSL_TYPE_BOOL ? GLSL_TYPE_INT : src0.type;
717
718 #define case7(c, f, i, u, d, i64, ui64) \
719 case TGSI_OPCODE_##c: \
720 if (type == GLSL_TYPE_UINT64) \
721 op = TGSI_OPCODE_##ui64; \
722 else if (type == GLSL_TYPE_INT64) \
723 op = TGSI_OPCODE_##i64; \
724 else if (type == GLSL_TYPE_DOUBLE) \
725 op = TGSI_OPCODE_##d; \
726 else if (type == GLSL_TYPE_INT) \
727 op = TGSI_OPCODE_##i; \
728 else if (type == GLSL_TYPE_UINT) \
729 op = TGSI_OPCODE_##u; \
730 else \
731 op = TGSI_OPCODE_##f; \
732 break;
733
734 #define casecomp(c, f, i, u, d, i64, ui64) \
735 case TGSI_OPCODE_##c: \
736 if (type == GLSL_TYPE_INT64) \
737 op = TGSI_OPCODE_##i64; \
738 else if (type == GLSL_TYPE_UINT64) \
739 op = TGSI_OPCODE_##ui64; \
740 else if (type == GLSL_TYPE_DOUBLE) \
741 op = TGSI_OPCODE_##d; \
742 else if (type == GLSL_TYPE_INT || type == GLSL_TYPE_SUBROUTINE) \
743 op = TGSI_OPCODE_##i; \
744 else if (type == GLSL_TYPE_UINT) \
745 op = TGSI_OPCODE_##u; \
746 else if (native_integers) \
747 op = TGSI_OPCODE_##f; \
748 else \
749 op = TGSI_OPCODE_##c; \
750 break;
751
752 switch (op) {
753 /* Some instructions are initially selected without considering the type.
754 * This fixes the type:
755 *
756 * INIT FLOAT SINT UINT DOUBLE SINT64 UINT64
757 */
758 case7(ADD, ADD, UADD, UADD, DADD, U64ADD, U64ADD);
759 case7(CEIL, CEIL, LAST, LAST, DCEIL, LAST, LAST);
760 case7(DIV, DIV, IDIV, UDIV, DDIV, I64DIV, U64DIV);
761 case7(FMA, FMA, UMAD, UMAD, DFMA, LAST, LAST);
762 case7(FLR, FLR, LAST, LAST, DFLR, LAST, LAST);
763 case7(FRC, FRC, LAST, LAST, DFRAC, LAST, LAST);
764 case7(MUL, MUL, UMUL, UMUL, DMUL, U64MUL, U64MUL);
765 case7(MAD, MAD, UMAD, UMAD, DMAD, LAST, LAST);
766 case7(MAX, MAX, IMAX, UMAX, DMAX, I64MAX, U64MAX);
767 case7(MIN, MIN, IMIN, UMIN, DMIN, I64MIN, U64MIN);
768 case7(RCP, RCP, LAST, LAST, DRCP, LAST, LAST);
769 case7(ROUND, ROUND,LAST, LAST, DROUND, LAST, LAST);
770 case7(RSQ, RSQ, LAST, LAST, DRSQ, LAST, LAST);
771 case7(SQRT, SQRT, LAST, LAST, DSQRT, LAST, LAST);
772 case7(SSG, SSG, ISSG, ISSG, DSSG, I64SSG, I64SSG);
773 case7(TRUNC, TRUNC,LAST, LAST, DTRUNC, LAST, LAST);
774
775 case7(MOD, LAST, MOD, UMOD, LAST, I64MOD, U64MOD);
776 case7(SHL, LAST, SHL, SHL, LAST, U64SHL, U64SHL);
777 case7(IBFE, LAST, IBFE, UBFE, LAST, LAST, LAST);
778 case7(IMSB, LAST, IMSB, UMSB, LAST, LAST, LAST);
779 case7(IMUL_HI, LAST, IMUL_HI, UMUL_HI, LAST, LAST, LAST);
780 case7(ISHR, LAST, ISHR, USHR, LAST, I64SHR, U64SHR);
781 case7(ATOMIMAX,LAST, ATOMIMAX,ATOMUMAX,LAST, LAST, LAST);
782 case7(ATOMIMIN,LAST, ATOMIMIN,ATOMUMIN,LAST, LAST, LAST);
783 case7(ATOMUADD,ATOMFADD,ATOMUADD,ATOMUADD,LAST, LAST, LAST);
784
785 casecomp(SEQ, FSEQ, USEQ, USEQ, DSEQ, U64SEQ, U64SEQ);
786 casecomp(SNE, FSNE, USNE, USNE, DSNE, U64SNE, U64SNE);
787 casecomp(SGE, FSGE, ISGE, USGE, DSGE, I64SGE, U64SGE);
788 casecomp(SLT, FSLT, ISLT, USLT, DSLT, I64SLT, U64SLT);
789
790 default:
791 break;
792 }
793
794 assert(op != TGSI_OPCODE_LAST);
795 return op;
796 }
797
798 glsl_to_tgsi_instruction *
799 glsl_to_tgsi_visitor::emit_dp(ir_instruction *ir,
800 st_dst_reg dst, st_src_reg src0, st_src_reg src1,
801 unsigned elements)
802 {
803 static const enum tgsi_opcode dot_opcodes[] = {
804 TGSI_OPCODE_DP2, TGSI_OPCODE_DP3, TGSI_OPCODE_DP4
805 };
806
807 return emit_asm(ir, dot_opcodes[elements - 2], dst, src0, src1);
808 }
809
810 /**
811 * Emits TGSI scalar opcodes to produce unique answers across channels.
812 *
813 * Some TGSI opcodes are scalar-only, like ARB_fp/vp. The src X
814 * channel determines the result across all channels. So to do a vec4
815 * of this operation, we want to emit a scalar per source channel used
816 * to produce dest channels.
817 */
818 void
819 glsl_to_tgsi_visitor::emit_scalar(ir_instruction *ir, enum tgsi_opcode op,
820 st_dst_reg dst,
821 st_src_reg orig_src0, st_src_reg orig_src1)
822 {
823 int i, j;
824 int done_mask = ~dst.writemask;
825
826 /* TGSI RCP is a scalar operation splatting results to all channels,
827 * like ARB_fp/vp. So emit as many RCPs as necessary to cover our
828 * dst channels.
829 */
830 for (i = 0; i < 4; i++) {
831 GLuint this_mask = (1 << i);
832 st_src_reg src0 = orig_src0;
833 st_src_reg src1 = orig_src1;
834
835 if (done_mask & this_mask)
836 continue;
837
838 GLuint src0_swiz = GET_SWZ(src0.swizzle, i);
839 GLuint src1_swiz = GET_SWZ(src1.swizzle, i);
840 for (j = i + 1; j < 4; j++) {
841 /* If there is another enabled component in the destination that is
842 * derived from the same inputs, generate its value on this pass as
843 * well.
844 */
845 if (!(done_mask & (1 << j)) &&
846 GET_SWZ(src0.swizzle, j) == src0_swiz &&
847 GET_SWZ(src1.swizzle, j) == src1_swiz) {
848 this_mask |= (1 << j);
849 }
850 }
851 src0.swizzle = MAKE_SWIZZLE4(src0_swiz, src0_swiz,
852 src0_swiz, src0_swiz);
853 src1.swizzle = MAKE_SWIZZLE4(src1_swiz, src1_swiz,
854 src1_swiz, src1_swiz);
855
856 dst.writemask = this_mask;
857 emit_asm(ir, op, dst, src0, src1);
858 done_mask |= this_mask;
859 }
860 }
861
862 void
863 glsl_to_tgsi_visitor::emit_scalar(ir_instruction *ir, enum tgsi_opcode op,
864 st_dst_reg dst, st_src_reg src0)
865 {
866 st_src_reg undef = undef_src;
867
868 undef.swizzle = SWIZZLE_XXXX;
869
870 emit_scalar(ir, op, dst, src0, undef);
871 }
872
873 void
874 glsl_to_tgsi_visitor::emit_arl(ir_instruction *ir,
875 st_dst_reg dst, st_src_reg src0)
876 {
877 enum tgsi_opcode op = TGSI_OPCODE_ARL;
878
879 if (src0.type == GLSL_TYPE_INT || src0.type == GLSL_TYPE_UINT) {
880 if (!this->need_uarl && src0.is_legal_tgsi_address_operand())
881 return;
882
883 op = TGSI_OPCODE_UARL;
884 }
885
886 assert(dst.file == PROGRAM_ADDRESS);
887 if (dst.index >= this->num_address_regs)
888 this->num_address_regs = dst.index + 1;
889
890 emit_asm(NULL, op, dst, src0);
891 }
892
893 int
894 glsl_to_tgsi_visitor::add_constant(gl_register_file file,
895 gl_constant_value values[8], int size,
896 GLenum datatype,
897 uint16_t *swizzle_out)
898 {
899 if (file == PROGRAM_CONSTANT) {
900 GLuint swizzle = swizzle_out ? *swizzle_out : 0;
901 int result = _mesa_add_typed_unnamed_constant(this->prog->Parameters,
902 values, size, datatype,
903 &swizzle);
904 if (swizzle_out)
905 *swizzle_out = swizzle;
906 return result;
907 }
908
909 assert(file == PROGRAM_IMMEDIATE);
910
911 int index = 0;
912 immediate_storage *entry;
913 int size32 = size * ((datatype == GL_DOUBLE ||
914 datatype == GL_INT64_ARB ||
915 datatype == GL_UNSIGNED_INT64_ARB) ? 2 : 1);
916 int i;
917
918 /* Search immediate storage to see if we already have an identical
919 * immediate that we can use instead of adding a duplicate entry.
920 */
921 foreach_in_list(immediate_storage, entry, &this->immediates) {
922 immediate_storage *tmp = entry;
923
924 for (i = 0; i * 4 < size32; i++) {
925 int slot_size = MIN2(size32 - (i * 4), 4);
926 if (tmp->type != datatype || tmp->size32 != slot_size)
927 break;
928 if (memcmp(tmp->values, &values[i * 4],
929 slot_size * sizeof(gl_constant_value)))
930 break;
931
932 /* Everything matches, keep going until the full size is matched */
933 tmp = (immediate_storage *)tmp->next;
934 }
935
936 /* The full value matched */
937 if (i * 4 >= size32)
938 return index;
939
940 index++;
941 }
942
943 for (i = 0; i * 4 < size32; i++) {
944 int slot_size = MIN2(size32 - (i * 4), 4);
945 /* Add this immediate to the list. */
946 entry = new(mem_ctx) immediate_storage(&values[i * 4],
947 slot_size, datatype);
948 this->immediates.push_tail(entry);
949 this->num_immediates++;
950 }
951 return index;
952 }
953
954 st_src_reg
955 glsl_to_tgsi_visitor::st_src_reg_for_float(float val)
956 {
957 st_src_reg src(PROGRAM_IMMEDIATE, -1, GLSL_TYPE_FLOAT);
958 union gl_constant_value uval;
959
960 uval.f = val;
961 src.index = add_constant(src.file, &uval, 1, GL_FLOAT, &src.swizzle);
962
963 return src;
964 }
965
966 st_src_reg
967 glsl_to_tgsi_visitor::st_src_reg_for_double(double val)
968 {
969 st_src_reg src(PROGRAM_IMMEDIATE, -1, GLSL_TYPE_DOUBLE);
970 union gl_constant_value uval[2];
971
972 memcpy(uval, &val, sizeof(uval));
973 src.index = add_constant(src.file, uval, 1, GL_DOUBLE, &src.swizzle);
974 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y, SWIZZLE_X, SWIZZLE_Y);
975 return src;
976 }
977
978 st_src_reg
979 glsl_to_tgsi_visitor::st_src_reg_for_int(int val)
980 {
981 st_src_reg src(PROGRAM_IMMEDIATE, -1, GLSL_TYPE_INT);
982 union gl_constant_value uval;
983
984 assert(native_integers);
985
986 uval.i = val;
987 src.index = add_constant(src.file, &uval, 1, GL_INT, &src.swizzle);
988
989 return src;
990 }
991
992 st_src_reg
993 glsl_to_tgsi_visitor::st_src_reg_for_int64(int64_t val)
994 {
995 st_src_reg src(PROGRAM_IMMEDIATE, -1, GLSL_TYPE_INT64);
996 union gl_constant_value uval[2];
997
998 memcpy(uval, &val, sizeof(uval));
999 src.index = add_constant(src.file, uval, 1, GL_DOUBLE, &src.swizzle);
1000 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y, SWIZZLE_X, SWIZZLE_Y);
1001
1002 return src;
1003 }
1004
1005 st_src_reg
1006 glsl_to_tgsi_visitor::st_src_reg_for_type(enum glsl_base_type type, int val)
1007 {
1008 if (native_integers)
1009 return type == GLSL_TYPE_FLOAT ? st_src_reg_for_float(val) :
1010 st_src_reg_for_int(val);
1011 else
1012 return st_src_reg_for_float(val);
1013 }
1014
1015 static int
1016 attrib_type_size(const struct glsl_type *type, bool is_vs_input)
1017 {
1018 return type->count_attribute_slots(is_vs_input);
1019 }
1020
1021 static int
1022 type_size(const struct glsl_type *type)
1023 {
1024 return type->count_attribute_slots(false);
1025 }
1026
1027 static void
1028 add_buffer_to_load_and_stores(glsl_to_tgsi_instruction *inst, st_src_reg *buf,
1029 exec_list *instructions, ir_constant *access)
1030 {
1031 /**
1032 * emit_asm() might have actually split the op into pieces, e.g. for
1033 * double stores. We have to go back and fix up all the generated ops.
1034 */
1035 enum tgsi_opcode op = inst->op;
1036 do {
1037 inst->resource = *buf;
1038 if (access)
1039 inst->buffer_access = access->value.u[0];
1040
1041 if (inst == instructions->get_head_raw())
1042 break;
1043 inst = (glsl_to_tgsi_instruction *)inst->get_prev();
1044
1045 if (inst->op == TGSI_OPCODE_UADD) {
1046 if (inst == instructions->get_head_raw())
1047 break;
1048 inst = (glsl_to_tgsi_instruction *)inst->get_prev();
1049 }
1050 } while (inst->op == op && inst->resource.file == PROGRAM_UNDEFINED);
1051 }
1052
1053 /**
1054 * If the given GLSL type is an array or matrix or a structure containing
1055 * an array/matrix member, return true. Else return false.
1056 *
1057 * This is used to determine which kind of temp storage (PROGRAM_TEMPORARY
1058 * or PROGRAM_ARRAY) should be used for variables of this type. Anytime
1059 * we have an array that might be indexed with a variable, we need to use
1060 * the later storage type.
1061 */
1062 static bool
1063 type_has_array_or_matrix(const glsl_type *type)
1064 {
1065 if (type->is_array() || type->is_matrix())
1066 return true;
1067
1068 if (type->is_struct()) {
1069 for (unsigned i = 0; i < type->length; i++) {
1070 if (type_has_array_or_matrix(type->fields.structure[i].type)) {
1071 return true;
1072 }
1073 }
1074 }
1075
1076 return false;
1077 }
1078
1079
1080 /**
1081 * In the initial pass of codegen, we assign temporary numbers to
1082 * intermediate results. (not SSA -- variable assignments will reuse
1083 * storage).
1084 */
1085 st_src_reg
1086 glsl_to_tgsi_visitor::get_temp(const glsl_type *type)
1087 {
1088 st_src_reg src;
1089
1090 src.type = native_integers ? type->base_type : GLSL_TYPE_FLOAT;
1091 src.reladdr = NULL;
1092 src.negate = 0;
1093 src.abs = 0;
1094
1095 if (!options->EmitNoIndirectTemp && type_has_array_or_matrix(type)) {
1096 if (next_array >= max_num_arrays) {
1097 max_num_arrays += 32;
1098 array_sizes = (unsigned*)
1099 realloc(array_sizes, sizeof(array_sizes[0]) * max_num_arrays);
1100 }
1101
1102 src.file = PROGRAM_ARRAY;
1103 src.index = 0;
1104 src.array_id = next_array + 1;
1105 array_sizes[next_array] = type_size(type);
1106 ++next_array;
1107
1108 } else {
1109 src.file = PROGRAM_TEMPORARY;
1110 src.index = next_temp;
1111 next_temp += type_size(type);
1112 }
1113
1114 if (type->is_array() || type->is_struct()) {
1115 src.swizzle = SWIZZLE_NOOP;
1116 } else {
1117 src.swizzle = swizzle_for_size(type->vector_elements);
1118 }
1119
1120 return src;
1121 }
1122
1123 variable_storage *
1124 glsl_to_tgsi_visitor::find_variable_storage(ir_variable *var)
1125 {
1126 struct hash_entry *entry;
1127
1128 entry = _mesa_hash_table_search(this->variables, var);
1129 if (!entry)
1130 return NULL;
1131
1132 return (variable_storage *)entry->data;
1133 }
1134
1135 void
1136 glsl_to_tgsi_visitor::visit(ir_variable *ir)
1137 {
1138 if (ir->data.mode == ir_var_uniform && strncmp(ir->name, "gl_", 3) == 0) {
1139 unsigned int i;
1140 const ir_state_slot *const slots = ir->get_state_slots();
1141 assert(slots != NULL);
1142
1143 /* Check if this statevar's setup in the STATE file exactly
1144 * matches how we'll want to reference it as a
1145 * struct/array/whatever. If not, then we need to move it into
1146 * temporary storage and hope that it'll get copy-propagated
1147 * out.
1148 */
1149 for (i = 0; i < ir->get_num_state_slots(); i++) {
1150 if (slots[i].swizzle != SWIZZLE_XYZW) {
1151 break;
1152 }
1153 }
1154
1155 variable_storage *storage;
1156 st_dst_reg dst;
1157 if (i == ir->get_num_state_slots()) {
1158 /* We'll set the index later. */
1159 storage = new(mem_ctx) variable_storage(ir, PROGRAM_STATE_VAR, -1);
1160
1161 _mesa_hash_table_insert(this->variables, ir, storage);
1162
1163 dst = undef_dst;
1164 } else {
1165 /* The variable_storage constructor allocates slots based on the size
1166 * of the type. However, this had better match the number of state
1167 * elements that we're going to copy into the new temporary.
1168 */
1169 assert((int) ir->get_num_state_slots() == type_size(ir->type));
1170
1171 dst = st_dst_reg(get_temp(ir->type));
1172
1173 storage = new(mem_ctx) variable_storage(ir, dst.file, dst.index,
1174 dst.array_id);
1175
1176 _mesa_hash_table_insert(this->variables, ir, storage);
1177 }
1178
1179
1180 for (unsigned int i = 0; i < ir->get_num_state_slots(); i++) {
1181 int index = _mesa_add_state_reference(this->prog->Parameters,
1182 slots[i].tokens);
1183
1184 if (storage->file == PROGRAM_STATE_VAR) {
1185 if (storage->index == -1) {
1186 storage->index = index;
1187 } else {
1188 assert(index == storage->index + (int)i);
1189 }
1190 } else {
1191 /* We use GLSL_TYPE_FLOAT here regardless of the actual type of
1192 * the data being moved since MOV does not care about the type of
1193 * data it is moving, and we don't want to declare registers with
1194 * array or struct types.
1195 */
1196 st_src_reg src(PROGRAM_STATE_VAR, index, GLSL_TYPE_FLOAT);
1197 src.swizzle = slots[i].swizzle;
1198 emit_asm(ir, TGSI_OPCODE_MOV, dst, src);
1199 /* even a float takes up a whole vec4 reg in a struct/array. */
1200 dst.index++;
1201 }
1202 }
1203
1204 if (storage->file == PROGRAM_TEMPORARY &&
1205 dst.index != storage->index + (int) ir->get_num_state_slots()) {
1206 fail_link(this->shader_program,
1207 "failed to load builtin uniform `%s' (%d/%d regs loaded)\n",
1208 ir->name, dst.index - storage->index,
1209 type_size(ir->type));
1210 }
1211 }
1212 }
1213
1214 void
1215 glsl_to_tgsi_visitor::visit(ir_loop *ir)
1216 {
1217 emit_asm(NULL, TGSI_OPCODE_BGNLOOP);
1218
1219 visit_exec_list(&ir->body_instructions, this);
1220
1221 emit_asm(NULL, TGSI_OPCODE_ENDLOOP);
1222 }
1223
1224 void
1225 glsl_to_tgsi_visitor::visit(ir_loop_jump *ir)
1226 {
1227 switch (ir->mode) {
1228 case ir_loop_jump::jump_break:
1229 emit_asm(NULL, TGSI_OPCODE_BRK);
1230 break;
1231 case ir_loop_jump::jump_continue:
1232 emit_asm(NULL, TGSI_OPCODE_CONT);
1233 break;
1234 }
1235 }
1236
1237
1238 void
1239 glsl_to_tgsi_visitor::visit(ir_function_signature *ir)
1240 {
1241 assert(0);
1242 (void)ir;
1243 }
1244
1245 void
1246 glsl_to_tgsi_visitor::visit(ir_function *ir)
1247 {
1248 /* Ignore function bodies other than main() -- we shouldn't see calls to
1249 * them since they should all be inlined before we get to glsl_to_tgsi.
1250 */
1251 if (strcmp(ir->name, "main") == 0) {
1252 const ir_function_signature *sig;
1253 exec_list empty;
1254
1255 sig = ir->matching_signature(NULL, &empty, false);
1256
1257 assert(sig);
1258
1259 foreach_in_list(ir_instruction, ir, &sig->body) {
1260 ir->accept(this);
1261 }
1262 }
1263 }
1264
1265 bool
1266 glsl_to_tgsi_visitor::try_emit_mad(ir_expression *ir, int mul_operand)
1267 {
1268 int nonmul_operand = 1 - mul_operand;
1269 st_src_reg a, b, c;
1270 st_dst_reg result_dst;
1271
1272 // there is no TGSI opcode for this
1273 if (ir->type->is_integer_64())
1274 return false;
1275
1276 ir_expression *expr = ir->operands[mul_operand]->as_expression();
1277 if (!expr || expr->operation != ir_binop_mul)
1278 return false;
1279
1280 expr->operands[0]->accept(this);
1281 a = this->result;
1282 expr->operands[1]->accept(this);
1283 b = this->result;
1284 ir->operands[nonmul_operand]->accept(this);
1285 c = this->result;
1286
1287 this->result = get_temp(ir->type);
1288 result_dst = st_dst_reg(this->result);
1289 result_dst.writemask = (1 << ir->type->vector_elements) - 1;
1290 emit_asm(ir, TGSI_OPCODE_MAD, result_dst, a, b, c);
1291
1292 return true;
1293 }
1294
1295 /**
1296 * Emit MAD(a, -b, a) instead of AND(a, NOT(b))
1297 *
1298 * The logic values are 1.0 for true and 0.0 for false. Logical-and is
1299 * implemented using multiplication, and logical-or is implemented using
1300 * addition. Logical-not can be implemented as (true - x), or (1.0 - x).
1301 * As result, the logical expression (a & !b) can be rewritten as:
1302 *
1303 * - a * !b
1304 * - a * (1 - b)
1305 * - (a * 1) - (a * b)
1306 * - a + -(a * b)
1307 * - a + (a * -b)
1308 *
1309 * This final expression can be implemented as a single MAD(a, -b, a)
1310 * instruction.
1311 */
1312 bool
1313 glsl_to_tgsi_visitor::try_emit_mad_for_and_not(ir_expression *ir,
1314 int try_operand)
1315 {
1316 const int other_operand = 1 - try_operand;
1317 st_src_reg a, b;
1318
1319 ir_expression *expr = ir->operands[try_operand]->as_expression();
1320 if (!expr || expr->operation != ir_unop_logic_not)
1321 return false;
1322
1323 ir->operands[other_operand]->accept(this);
1324 a = this->result;
1325 expr->operands[0]->accept(this);
1326 b = this->result;
1327
1328 b.negate = ~b.negate;
1329
1330 this->result = get_temp(ir->type);
1331 emit_asm(ir, TGSI_OPCODE_MAD, st_dst_reg(this->result), a, b, a);
1332
1333 return true;
1334 }
1335
1336 void
1337 glsl_to_tgsi_visitor::reladdr_to_temp(ir_instruction *ir,
1338 st_src_reg *reg, int *num_reladdr)
1339 {
1340 if (!reg->reladdr && !reg->reladdr2)
1341 return;
1342
1343 if (reg->reladdr)
1344 emit_arl(ir, address_reg, *reg->reladdr);
1345 if (reg->reladdr2)
1346 emit_arl(ir, address_reg2, *reg->reladdr2);
1347
1348 if (*num_reladdr != 1) {
1349 st_src_reg temp = get_temp(glsl_type::get_instance(reg->type, 4, 1));
1350
1351 emit_asm(ir, TGSI_OPCODE_MOV, st_dst_reg(temp), *reg);
1352 *reg = temp;
1353 }
1354
1355 (*num_reladdr)--;
1356 }
1357
1358 void
1359 glsl_to_tgsi_visitor::visit(ir_expression *ir)
1360 {
1361 st_src_reg op[ARRAY_SIZE(ir->operands)];
1362
1363 /* Quick peephole: Emit MAD(a, b, c) instead of ADD(MUL(a, b), c)
1364 */
1365 if (!this->precise && ir->operation == ir_binop_add) {
1366 if (try_emit_mad(ir, 1))
1367 return;
1368 if (try_emit_mad(ir, 0))
1369 return;
1370 }
1371
1372 /* Quick peephole: Emit OPCODE_MAD(-a, -b, a) instead of AND(a, NOT(b))
1373 */
1374 if (!native_integers && ir->operation == ir_binop_logic_and) {
1375 if (try_emit_mad_for_and_not(ir, 1))
1376 return;
1377 if (try_emit_mad_for_and_not(ir, 0))
1378 return;
1379 }
1380
1381 if (ir->operation == ir_quadop_vector)
1382 assert(!"ir_quadop_vector should have been lowered");
1383
1384 for (unsigned int operand = 0; operand < ir->num_operands; operand++) {
1385 this->result.file = PROGRAM_UNDEFINED;
1386 ir->operands[operand]->accept(this);
1387 if (this->result.file == PROGRAM_UNDEFINED) {
1388 printf("Failed to get tree for expression operand:\n");
1389 ir->operands[operand]->print();
1390 printf("\n");
1391 exit(1);
1392 }
1393 op[operand] = this->result;
1394
1395 /* Matrix expression operands should have been broken down to vector
1396 * operations already.
1397 */
1398 assert(!ir->operands[operand]->type->is_matrix());
1399 }
1400
1401 visit_expression(ir, op);
1402 }
1403
1404 /* The non-recursive part of the expression visitor lives in a separate
1405 * function and should be prevented from being inlined, to avoid a stack
1406 * explosion when deeply nested expressions are visited.
1407 */
1408 void
1409 glsl_to_tgsi_visitor::visit_expression(ir_expression* ir, st_src_reg *op)
1410 {
1411 st_src_reg result_src;
1412 st_dst_reg result_dst;
1413
1414 int vector_elements = ir->operands[0]->type->vector_elements;
1415 if (ir->operands[1] &&
1416 ir->operation != ir_binop_interpolate_at_offset &&
1417 ir->operation != ir_binop_interpolate_at_sample) {
1418 st_src_reg *swz_op = NULL;
1419 if (vector_elements > ir->operands[1]->type->vector_elements) {
1420 assert(ir->operands[1]->type->vector_elements == 1);
1421 swz_op = &op[1];
1422 } else if (vector_elements < ir->operands[1]->type->vector_elements) {
1423 assert(ir->operands[0]->type->vector_elements == 1);
1424 swz_op = &op[0];
1425 }
1426 if (swz_op) {
1427 uint16_t swizzle_x = GET_SWZ(swz_op->swizzle, 0);
1428 swz_op->swizzle = MAKE_SWIZZLE4(swizzle_x, swizzle_x,
1429 swizzle_x, swizzle_x);
1430 }
1431 vector_elements = MAX2(vector_elements,
1432 ir->operands[1]->type->vector_elements);
1433 }
1434 if (ir->operands[2] &&
1435 ir->operands[2]->type->vector_elements != vector_elements) {
1436 /* This can happen with ir_triop_lrp, i.e. glsl mix */
1437 assert(ir->operands[2]->type->vector_elements == 1);
1438 uint16_t swizzle_x = GET_SWZ(op[2].swizzle, 0);
1439 op[2].swizzle = MAKE_SWIZZLE4(swizzle_x, swizzle_x,
1440 swizzle_x, swizzle_x);
1441 }
1442
1443 this->result.file = PROGRAM_UNDEFINED;
1444
1445 /* Storage for our result. Ideally for an assignment we'd be using
1446 * the actual storage for the result here, instead.
1447 */
1448 result_src = get_temp(ir->type);
1449 /* convenience for the emit functions below. */
1450 result_dst = st_dst_reg(result_src);
1451 /* Limit writes to the channels that will be used by result_src later.
1452 * This does limit this temp's use as a temporary for multi-instruction
1453 * sequences.
1454 */
1455 result_dst.writemask = (1 << ir->type->vector_elements) - 1;
1456
1457 switch (ir->operation) {
1458 case ir_unop_logic_not:
1459 if (result_dst.type != GLSL_TYPE_FLOAT)
1460 emit_asm(ir, TGSI_OPCODE_NOT, result_dst, op[0]);
1461 else {
1462 /* Previously 'SEQ dst, src, 0.0' was used for this. However, many
1463 * older GPUs implement SEQ using multiple instructions (i915 uses two
1464 * SGE instructions and a MUL instruction). Since our logic values are
1465 * 0.0 and 1.0, 1-x also implements !x.
1466 */
1467 op[0].negate = ~op[0].negate;
1468 emit_asm(ir, TGSI_OPCODE_ADD, result_dst, op[0],
1469 st_src_reg_for_float(1.0));
1470 }
1471 break;
1472 case ir_unop_neg:
1473 if (result_dst.type == GLSL_TYPE_INT64 ||
1474 result_dst.type == GLSL_TYPE_UINT64)
1475 emit_asm(ir, TGSI_OPCODE_I64NEG, result_dst, op[0]);
1476 else if (result_dst.type == GLSL_TYPE_INT ||
1477 result_dst.type == GLSL_TYPE_UINT)
1478 emit_asm(ir, TGSI_OPCODE_INEG, result_dst, op[0]);
1479 else if (result_dst.type == GLSL_TYPE_DOUBLE)
1480 emit_asm(ir, TGSI_OPCODE_DNEG, result_dst, op[0]);
1481 else {
1482 op[0].negate = ~op[0].negate;
1483 result_src = op[0];
1484 }
1485 break;
1486 case ir_unop_subroutine_to_int:
1487 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, op[0]);
1488 break;
1489 case ir_unop_abs:
1490 if (result_dst.type == GLSL_TYPE_FLOAT)
1491 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, op[0].get_abs());
1492 else if (result_dst.type == GLSL_TYPE_DOUBLE)
1493 emit_asm(ir, TGSI_OPCODE_DABS, result_dst, op[0]);
1494 else if (result_dst.type == GLSL_TYPE_INT64 ||
1495 result_dst.type == GLSL_TYPE_UINT64)
1496 emit_asm(ir, TGSI_OPCODE_I64ABS, result_dst, op[0]);
1497 else
1498 emit_asm(ir, TGSI_OPCODE_IABS, result_dst, op[0]);
1499 break;
1500 case ir_unop_sign:
1501 emit_asm(ir, TGSI_OPCODE_SSG, result_dst, op[0]);
1502 break;
1503 case ir_unop_rcp:
1504 emit_scalar(ir, TGSI_OPCODE_RCP, result_dst, op[0]);
1505 break;
1506
1507 case ir_unop_exp2:
1508 emit_scalar(ir, TGSI_OPCODE_EX2, result_dst, op[0]);
1509 break;
1510 case ir_unop_exp:
1511 assert(!"not reached: should be handled by exp_to_exp2");
1512 break;
1513 case ir_unop_log:
1514 assert(!"not reached: should be handled by log_to_log2");
1515 break;
1516 case ir_unop_log2:
1517 emit_scalar(ir, TGSI_OPCODE_LG2, result_dst, op[0]);
1518 break;
1519 case ir_unop_sin:
1520 emit_scalar(ir, TGSI_OPCODE_SIN, result_dst, op[0]);
1521 break;
1522 case ir_unop_cos:
1523 emit_scalar(ir, TGSI_OPCODE_COS, result_dst, op[0]);
1524 break;
1525 case ir_unop_saturate: {
1526 glsl_to_tgsi_instruction *inst;
1527 inst = emit_asm(ir, TGSI_OPCODE_MOV, result_dst, op[0]);
1528 inst->saturate = true;
1529 break;
1530 }
1531
1532 case ir_unop_dFdx:
1533 case ir_unop_dFdx_coarse:
1534 emit_asm(ir, TGSI_OPCODE_DDX, result_dst, op[0]);
1535 break;
1536 case ir_unop_dFdx_fine:
1537 emit_asm(ir, TGSI_OPCODE_DDX_FINE, result_dst, op[0]);
1538 break;
1539 case ir_unop_dFdy:
1540 case ir_unop_dFdy_coarse:
1541 case ir_unop_dFdy_fine:
1542 {
1543 /* The X component contains 1 or -1 depending on whether the framebuffer
1544 * is a FBO or the window system buffer, respectively.
1545 * It is then multiplied with the source operand of DDY.
1546 */
1547 static const gl_state_index16 transform_y_state[STATE_LENGTH]
1548 = { STATE_INTERNAL, STATE_FB_WPOS_Y_TRANSFORM };
1549
1550 unsigned transform_y_index =
1551 _mesa_add_state_reference(this->prog->Parameters,
1552 transform_y_state);
1553
1554 st_src_reg transform_y = st_src_reg(PROGRAM_STATE_VAR,
1555 transform_y_index,
1556 glsl_type::vec4_type);
1557 transform_y.swizzle = SWIZZLE_XXXX;
1558
1559 st_src_reg temp = get_temp(glsl_type::vec4_type);
1560
1561 emit_asm(ir, TGSI_OPCODE_MUL, st_dst_reg(temp), transform_y, op[0]);
1562 emit_asm(ir, ir->operation == ir_unop_dFdy_fine ?
1563 TGSI_OPCODE_DDY_FINE : TGSI_OPCODE_DDY, result_dst, temp);
1564 break;
1565 }
1566
1567 case ir_unop_frexp_sig:
1568 emit_asm(ir, TGSI_OPCODE_DFRACEXP, result_dst, undef_dst, op[0]);
1569 break;
1570
1571 case ir_unop_frexp_exp:
1572 emit_asm(ir, TGSI_OPCODE_DFRACEXP, undef_dst, result_dst, op[0]);
1573 break;
1574
1575 case ir_unop_noise: {
1576 /* At some point, a motivated person could add a better
1577 * implementation of noise. Currently not even the nvidia
1578 * binary drivers do anything more than this. In any case, the
1579 * place to do this is in the GL state tracker, not the poor
1580 * driver.
1581 */
1582 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, st_src_reg_for_float(0.5));
1583 break;
1584 }
1585
1586 case ir_binop_add:
1587 emit_asm(ir, TGSI_OPCODE_ADD, result_dst, op[0], op[1]);
1588 break;
1589 case ir_binop_sub:
1590 op[1].negate = ~op[1].negate;
1591 emit_asm(ir, TGSI_OPCODE_ADD, result_dst, op[0], op[1]);
1592 break;
1593
1594 case ir_binop_mul:
1595 emit_asm(ir, TGSI_OPCODE_MUL, result_dst, op[0], op[1]);
1596 break;
1597 case ir_binop_div:
1598 emit_asm(ir, TGSI_OPCODE_DIV, result_dst, op[0], op[1]);
1599 break;
1600 case ir_binop_mod:
1601 if (result_dst.type == GLSL_TYPE_FLOAT)
1602 assert(!"ir_binop_mod should have been converted to b * fract(a/b)");
1603 else
1604 emit_asm(ir, TGSI_OPCODE_MOD, result_dst, op[0], op[1]);
1605 break;
1606
1607 case ir_binop_less:
1608 emit_asm(ir, TGSI_OPCODE_SLT, result_dst, op[0], op[1]);
1609 break;
1610 case ir_binop_gequal:
1611 emit_asm(ir, TGSI_OPCODE_SGE, result_dst, op[0], op[1]);
1612 break;
1613 case ir_binop_equal:
1614 emit_asm(ir, TGSI_OPCODE_SEQ, result_dst, op[0], op[1]);
1615 break;
1616 case ir_binop_nequal:
1617 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]);
1618 break;
1619 case ir_binop_all_equal:
1620 /* "==" operator producing a scalar boolean. */
1621 if (ir->operands[0]->type->is_vector() ||
1622 ir->operands[1]->type->is_vector()) {
1623 st_src_reg temp = get_temp(native_integers ?
1624 glsl_type::uvec4_type :
1625 glsl_type::vec4_type);
1626
1627 if (native_integers) {
1628 st_dst_reg temp_dst = st_dst_reg(temp);
1629 st_src_reg temp1 = st_src_reg(temp), temp2 = st_src_reg(temp);
1630
1631 if (ir->operands[0]->type->is_boolean() &&
1632 ir->operands[1]->as_constant() &&
1633 ir->operands[1]->as_constant()->is_one()) {
1634 emit_asm(ir, TGSI_OPCODE_MOV, st_dst_reg(temp), op[0]);
1635 } else {
1636 emit_asm(ir, TGSI_OPCODE_SEQ, st_dst_reg(temp), op[0], op[1]);
1637 }
1638
1639 /* Emit 1-3 AND operations to combine the SEQ results. */
1640 switch (ir->operands[0]->type->vector_elements) {
1641 case 2:
1642 break;
1643 case 3:
1644 temp_dst.writemask = WRITEMASK_Y;
1645 temp1.swizzle = SWIZZLE_YYYY;
1646 temp2.swizzle = SWIZZLE_ZZZZ;
1647 emit_asm(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2);
1648 break;
1649 case 4:
1650 temp_dst.writemask = WRITEMASK_X;
1651 temp1.swizzle = SWIZZLE_XXXX;
1652 temp2.swizzle = SWIZZLE_YYYY;
1653 emit_asm(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2);
1654 temp_dst.writemask = WRITEMASK_Y;
1655 temp1.swizzle = SWIZZLE_ZZZZ;
1656 temp2.swizzle = SWIZZLE_WWWW;
1657 emit_asm(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2);
1658 }
1659
1660 temp1.swizzle = SWIZZLE_XXXX;
1661 temp2.swizzle = SWIZZLE_YYYY;
1662 emit_asm(ir, TGSI_OPCODE_AND, result_dst, temp1, temp2);
1663 } else {
1664 emit_asm(ir, TGSI_OPCODE_SNE, st_dst_reg(temp), op[0], op[1]);
1665
1666 /* After the dot-product, the value will be an integer on the
1667 * range [0,4]. Zero becomes 1.0, and positive values become zero.
1668 */
1669 emit_dp(ir, result_dst, temp, temp, vector_elements);
1670
1671 /* Negating the result of the dot-product gives values on the range
1672 * [-4, 0]. Zero becomes 1.0, and negative values become zero.
1673 * This is achieved using SGE.
1674 */
1675 st_src_reg sge_src = result_src;
1676 sge_src.negate = ~sge_src.negate;
1677 emit_asm(ir, TGSI_OPCODE_SGE, result_dst, sge_src,
1678 st_src_reg_for_float(0.0));
1679 }
1680 } else {
1681 emit_asm(ir, TGSI_OPCODE_SEQ, result_dst, op[0], op[1]);
1682 }
1683 break;
1684 case ir_binop_any_nequal:
1685 /* "!=" operator producing a scalar boolean. */
1686 if (ir->operands[0]->type->is_vector() ||
1687 ir->operands[1]->type->is_vector()) {
1688 st_src_reg temp = get_temp(native_integers ?
1689 glsl_type::uvec4_type :
1690 glsl_type::vec4_type);
1691 if (ir->operands[0]->type->is_boolean() &&
1692 ir->operands[1]->as_constant() &&
1693 ir->operands[1]->as_constant()->is_zero()) {
1694 emit_asm(ir, TGSI_OPCODE_MOV, st_dst_reg(temp), op[0]);
1695 } else {
1696 emit_asm(ir, TGSI_OPCODE_SNE, st_dst_reg(temp), op[0], op[1]);
1697 }
1698
1699 if (native_integers) {
1700 st_dst_reg temp_dst = st_dst_reg(temp);
1701 st_src_reg temp1 = st_src_reg(temp), temp2 = st_src_reg(temp);
1702
1703 /* Emit 1-3 OR operations to combine the SNE results. */
1704 switch (ir->operands[0]->type->vector_elements) {
1705 case 2:
1706 break;
1707 case 3:
1708 temp_dst.writemask = WRITEMASK_Y;
1709 temp1.swizzle = SWIZZLE_YYYY;
1710 temp2.swizzle = SWIZZLE_ZZZZ;
1711 emit_asm(ir, TGSI_OPCODE_OR, temp_dst, temp1, temp2);
1712 break;
1713 case 4:
1714 temp_dst.writemask = WRITEMASK_X;
1715 temp1.swizzle = SWIZZLE_XXXX;
1716 temp2.swizzle = SWIZZLE_YYYY;
1717 emit_asm(ir, TGSI_OPCODE_OR, temp_dst, temp1, temp2);
1718 temp_dst.writemask = WRITEMASK_Y;
1719 temp1.swizzle = SWIZZLE_ZZZZ;
1720 temp2.swizzle = SWIZZLE_WWWW;
1721 emit_asm(ir, TGSI_OPCODE_OR, temp_dst, temp1, temp2);
1722 }
1723
1724 temp1.swizzle = SWIZZLE_XXXX;
1725 temp2.swizzle = SWIZZLE_YYYY;
1726 emit_asm(ir, TGSI_OPCODE_OR, result_dst, temp1, temp2);
1727 } else {
1728 /* After the dot-product, the value will be an integer on the
1729 * range [0,4]. Zero stays zero, and positive values become 1.0.
1730 */
1731 glsl_to_tgsi_instruction *const dp =
1732 emit_dp(ir, result_dst, temp, temp, vector_elements);
1733 if (this->prog->Target == GL_FRAGMENT_PROGRAM_ARB) {
1734 /* The clamping to [0,1] can be done for free in the fragment
1735 * shader with a saturate.
1736 */
1737 dp->saturate = true;
1738 } else {
1739 /* Negating the result of the dot-product gives values on the
1740 * range [-4, 0]. Zero stays zero, and negative values become
1741 * 1.0. This achieved using SLT.
1742 */
1743 st_src_reg slt_src = result_src;
1744 slt_src.negate = ~slt_src.negate;
1745 emit_asm(ir, TGSI_OPCODE_SLT, result_dst, slt_src,
1746 st_src_reg_for_float(0.0));
1747 }
1748 }
1749 } else {
1750 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]);
1751 }
1752 break;
1753
1754 case ir_binop_logic_xor:
1755 if (native_integers)
1756 emit_asm(ir, TGSI_OPCODE_XOR, result_dst, op[0], op[1]);
1757 else
1758 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]);
1759 break;
1760
1761 case ir_binop_logic_or: {
1762 if (native_integers) {
1763 /* If integers are used as booleans, we can use an actual "or"
1764 * instruction.
1765 */
1766 assert(native_integers);
1767 emit_asm(ir, TGSI_OPCODE_OR, result_dst, op[0], op[1]);
1768 } else {
1769 /* After the addition, the value will be an integer on the
1770 * range [0,2]. Zero stays zero, and positive values become 1.0.
1771 */
1772 glsl_to_tgsi_instruction *add =
1773 emit_asm(ir, TGSI_OPCODE_ADD, result_dst, op[0], op[1]);
1774 if (this->prog->Target == GL_FRAGMENT_PROGRAM_ARB) {
1775 /* The clamping to [0,1] can be done for free in the fragment
1776 * shader with a saturate if floats are being used as boolean
1777 * values.
1778 */
1779 add->saturate = true;
1780 } else {
1781 /* Negating the result of the addition gives values on the range
1782 * [-2, 0]. Zero stays zero, and negative values become 1.0
1783 * This is achieved using SLT.
1784 */
1785 st_src_reg slt_src = result_src;
1786 slt_src.negate = ~slt_src.negate;
1787 emit_asm(ir, TGSI_OPCODE_SLT, result_dst, slt_src,
1788 st_src_reg_for_float(0.0));
1789 }
1790 }
1791 break;
1792 }
1793
1794 case ir_binop_logic_and:
1795 /* If native integers are disabled, the bool args are stored as float 0.0
1796 * or 1.0, so "mul" gives us "and". If they're enabled, just use the
1797 * actual AND opcode.
1798 */
1799 if (native_integers)
1800 emit_asm(ir, TGSI_OPCODE_AND, result_dst, op[0], op[1]);
1801 else
1802 emit_asm(ir, TGSI_OPCODE_MUL, result_dst, op[0], op[1]);
1803 break;
1804
1805 case ir_binop_dot:
1806 assert(ir->operands[0]->type->is_vector());
1807 assert(ir->operands[0]->type == ir->operands[1]->type);
1808 emit_dp(ir, result_dst, op[0], op[1],
1809 ir->operands[0]->type->vector_elements);
1810 break;
1811
1812 case ir_unop_sqrt:
1813 if (have_sqrt) {
1814 emit_scalar(ir, TGSI_OPCODE_SQRT, result_dst, op[0]);
1815 } else {
1816 /* This is the only instruction sequence that makes the game "Risen"
1817 * render correctly. ABS is not required for the game, but since GLSL
1818 * declares negative values as "undefined", allowing us to do whatever
1819 * we want, I choose to use ABS to match DX9 and pre-GLSL RSQ
1820 * behavior.
1821 */
1822 emit_scalar(ir, TGSI_OPCODE_RSQ, result_dst, op[0].get_abs());
1823 emit_scalar(ir, TGSI_OPCODE_RCP, result_dst, result_src);
1824 }
1825 break;
1826 case ir_unop_rsq:
1827 emit_scalar(ir, TGSI_OPCODE_RSQ, result_dst, op[0]);
1828 break;
1829 case ir_unop_i2f:
1830 if (native_integers) {
1831 emit_asm(ir, TGSI_OPCODE_I2F, result_dst, op[0]);
1832 break;
1833 }
1834 /* fallthrough to next case otherwise */
1835 case ir_unop_b2f:
1836 if (native_integers) {
1837 emit_asm(ir, TGSI_OPCODE_AND, result_dst, op[0],
1838 st_src_reg_for_float(1.0));
1839 break;
1840 }
1841 /* fallthrough to next case otherwise */
1842 case ir_unop_i2u:
1843 case ir_unop_u2i:
1844 case ir_unop_i642u64:
1845 case ir_unop_u642i64:
1846 /* Converting between signed and unsigned integers is a no-op. */
1847 result_src = op[0];
1848 result_src.type = result_dst.type;
1849 break;
1850 case ir_unop_b2i:
1851 if (native_integers) {
1852 /* Booleans are stored as integers using ~0 for true and 0 for false.
1853 * GLSL requires that int(bool) return 1 for true and 0 for false.
1854 * This conversion is done with AND, but it could be done with NEG.
1855 */
1856 emit_asm(ir, TGSI_OPCODE_AND, result_dst, op[0],
1857 st_src_reg_for_int(1));
1858 } else {
1859 /* Booleans and integers are both stored as floats when native
1860 * integers are disabled.
1861 */
1862 result_src = op[0];
1863 }
1864 break;
1865 case ir_unop_f2i:
1866 if (native_integers)
1867 emit_asm(ir, TGSI_OPCODE_F2I, result_dst, op[0]);
1868 else
1869 emit_asm(ir, TGSI_OPCODE_TRUNC, result_dst, op[0]);
1870 break;
1871 case ir_unop_f2u:
1872 if (native_integers)
1873 emit_asm(ir, TGSI_OPCODE_F2U, result_dst, op[0]);
1874 else
1875 emit_asm(ir, TGSI_OPCODE_TRUNC, result_dst, op[0]);
1876 break;
1877 case ir_unop_bitcast_f2i:
1878 case ir_unop_bitcast_f2u:
1879 /* Make sure we don't propagate the negate modifier to integer opcodes. */
1880 if (op[0].negate || op[0].abs)
1881 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, op[0]);
1882 else
1883 result_src = op[0];
1884 result_src.type = ir->operation == ir_unop_bitcast_f2i ? GLSL_TYPE_INT :
1885 GLSL_TYPE_UINT;
1886 break;
1887 case ir_unop_bitcast_i2f:
1888 case ir_unop_bitcast_u2f:
1889 result_src = op[0];
1890 result_src.type = GLSL_TYPE_FLOAT;
1891 break;
1892 case ir_unop_f2b:
1893 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0],
1894 st_src_reg_for_float(0.0));
1895 break;
1896 case ir_unop_d2b:
1897 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0],
1898 st_src_reg_for_double(0.0));
1899 break;
1900 case ir_unop_i2b:
1901 if (native_integers)
1902 emit_asm(ir, TGSI_OPCODE_USNE, result_dst, op[0],
1903 st_src_reg_for_int(0));
1904 else
1905 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0],
1906 st_src_reg_for_float(0.0));
1907 break;
1908 case ir_unop_bitcast_u642d:
1909 case ir_unop_bitcast_i642d:
1910 result_src = op[0];
1911 result_src.type = GLSL_TYPE_DOUBLE;
1912 break;
1913 case ir_unop_bitcast_d2i64:
1914 result_src = op[0];
1915 result_src.type = GLSL_TYPE_INT64;
1916 break;
1917 case ir_unop_bitcast_d2u64:
1918 result_src = op[0];
1919 result_src.type = GLSL_TYPE_UINT64;
1920 break;
1921 case ir_unop_trunc:
1922 emit_asm(ir, TGSI_OPCODE_TRUNC, result_dst, op[0]);
1923 break;
1924 case ir_unop_ceil:
1925 emit_asm(ir, TGSI_OPCODE_CEIL, result_dst, op[0]);
1926 break;
1927 case ir_unop_floor:
1928 emit_asm(ir, TGSI_OPCODE_FLR, result_dst, op[0]);
1929 break;
1930 case ir_unop_round_even:
1931 emit_asm(ir, TGSI_OPCODE_ROUND, result_dst, op[0]);
1932 break;
1933 case ir_unop_fract:
1934 emit_asm(ir, TGSI_OPCODE_FRC, result_dst, op[0]);
1935 break;
1936
1937 case ir_binop_min:
1938 emit_asm(ir, TGSI_OPCODE_MIN, result_dst, op[0], op[1]);
1939 break;
1940 case ir_binop_max:
1941 emit_asm(ir, TGSI_OPCODE_MAX, result_dst, op[0], op[1]);
1942 break;
1943 case ir_binop_pow:
1944 emit_scalar(ir, TGSI_OPCODE_POW, result_dst, op[0], op[1]);
1945 break;
1946
1947 case ir_unop_bit_not:
1948 if (native_integers) {
1949 emit_asm(ir, TGSI_OPCODE_NOT, result_dst, op[0]);
1950 break;
1951 }
1952 case ir_unop_u2f:
1953 if (native_integers) {
1954 emit_asm(ir, TGSI_OPCODE_U2F, result_dst, op[0]);
1955 break;
1956 }
1957 case ir_binop_lshift:
1958 case ir_binop_rshift:
1959 if (native_integers) {
1960 enum tgsi_opcode opcode = ir->operation == ir_binop_lshift
1961 ? TGSI_OPCODE_SHL : TGSI_OPCODE_ISHR;
1962 st_src_reg count;
1963
1964 if (glsl_base_type_is_64bit(op[0].type)) {
1965 /* GLSL shift operations have 32-bit shift counts, but TGSI uses
1966 * 64 bits.
1967 */
1968 count = get_temp(glsl_type::u64vec(ir->operands[1]
1969 ->type->components()));
1970 emit_asm(ir, TGSI_OPCODE_U2I64, st_dst_reg(count), op[1]);
1971 } else {
1972 count = op[1];
1973 }
1974
1975 emit_asm(ir, opcode, result_dst, op[0], count);
1976 break;
1977 }
1978 case ir_binop_bit_and:
1979 if (native_integers) {
1980 emit_asm(ir, TGSI_OPCODE_AND, result_dst, op[0], op[1]);
1981 break;
1982 }
1983 case ir_binop_bit_xor:
1984 if (native_integers) {
1985 emit_asm(ir, TGSI_OPCODE_XOR, result_dst, op[0], op[1]);
1986 break;
1987 }
1988 case ir_binop_bit_or:
1989 if (native_integers) {
1990 emit_asm(ir, TGSI_OPCODE_OR, result_dst, op[0], op[1]);
1991 break;
1992 }
1993
1994 assert(!"GLSL 1.30 features unsupported");
1995 break;
1996
1997 case ir_binop_ubo_load: {
1998 if (ctx->Const.UseSTD430AsDefaultPacking) {
1999 ir_rvalue *block = ir->operands[0];
2000 ir_rvalue *offset = ir->operands[1];
2001 ir_constant *const_block = block->as_constant();
2002
2003 st_src_reg cbuf(PROGRAM_CONSTANT,
2004 (const_block ? const_block->value.u[0] + 1 : 1),
2005 ir->type->base_type);
2006
2007 cbuf.has_index2 = true;
2008
2009 if (!const_block) {
2010 block->accept(this);
2011 cbuf.reladdr = ralloc(mem_ctx, st_src_reg);
2012 *cbuf.reladdr = this->result;
2013 emit_arl(ir, sampler_reladdr, this->result);
2014 }
2015
2016 /* Calculate the surface offset */
2017 offset->accept(this);
2018 st_src_reg off = this->result;
2019
2020 glsl_to_tgsi_instruction *inst =
2021 emit_asm(ir, TGSI_OPCODE_LOAD, result_dst, off);
2022
2023 if (result_dst.type == GLSL_TYPE_BOOL)
2024 emit_asm(ir, TGSI_OPCODE_USNE, result_dst, st_src_reg(result_dst),
2025 st_src_reg_for_int(0));
2026
2027 add_buffer_to_load_and_stores(inst, &cbuf, &this->instructions,
2028 NULL);
2029 } else {
2030 ir_constant *const_uniform_block = ir->operands[0]->as_constant();
2031 ir_constant *const_offset_ir = ir->operands[1]->as_constant();
2032 unsigned const_offset = const_offset_ir ?
2033 const_offset_ir->value.u[0] : 0;
2034 unsigned const_block = const_uniform_block ?
2035 const_uniform_block->value.u[0] + 1 : 1;
2036 st_src_reg index_reg = get_temp(glsl_type::uint_type);
2037 st_src_reg cbuf;
2038
2039 cbuf.type = ir->type->base_type;
2040 cbuf.file = PROGRAM_CONSTANT;
2041 cbuf.index = 0;
2042 cbuf.reladdr = NULL;
2043 cbuf.negate = 0;
2044 cbuf.abs = 0;
2045 cbuf.index2D = const_block;
2046
2047 assert(ir->type->is_vector() || ir->type->is_scalar());
2048
2049 if (const_offset_ir) {
2050 /* Constant index into constant buffer */
2051 cbuf.reladdr = NULL;
2052 cbuf.index = const_offset / 16;
2053 } else {
2054 ir_expression *offset_expr = ir->operands[1]->as_expression();
2055 st_src_reg offset = op[1];
2056
2057 /* The OpenGL spec is written in such a way that accesses with
2058 * non-constant offset are almost always vec4-aligned. The only
2059 * exception to this are members of structs in arrays of structs:
2060 * each struct in an array of structs is at least vec4-aligned,
2061 * but single-element and [ui]vec2 members of the struct may be at
2062 * an offset that is not a multiple of 16 bytes.
2063 *
2064 * Here, we extract that offset, relying on previous passes to
2065 * always generate offset expressions of the form
2066 * (+ expr constant_offset).
2067 *
2068 * Note that the std430 layout, which allows more cases of
2069 * alignment less than vec4 in arrays, is not supported for
2070 * uniform blocks, so we do not have to deal with it here.
2071 */
2072 if (offset_expr && offset_expr->operation == ir_binop_add) {
2073 const_offset_ir = offset_expr->operands[1]->as_constant();
2074 if (const_offset_ir) {
2075 const_offset = const_offset_ir->value.u[0];
2076 cbuf.index = const_offset / 16;
2077 offset_expr->operands[0]->accept(this);
2078 offset = this->result;
2079 }
2080 }
2081
2082 /* Relative/variable index into constant buffer */
2083 emit_asm(ir, TGSI_OPCODE_USHR, st_dst_reg(index_reg), offset,
2084 st_src_reg_for_int(4));
2085 cbuf.reladdr = ralloc(mem_ctx, st_src_reg);
2086 *cbuf.reladdr = index_reg;
2087 }
2088
2089 if (const_uniform_block) {
2090 /* Constant constant buffer */
2091 cbuf.reladdr2 = NULL;
2092 } else {
2093 /* Relative/variable constant buffer */
2094 cbuf.reladdr2 = ralloc(mem_ctx, st_src_reg);
2095 *cbuf.reladdr2 = op[0];
2096 }
2097 cbuf.has_index2 = true;
2098
2099 cbuf.swizzle = swizzle_for_size(ir->type->vector_elements);
2100 if (glsl_base_type_is_64bit(cbuf.type))
2101 cbuf.swizzle += MAKE_SWIZZLE4(const_offset % 16 / 8,
2102 const_offset % 16 / 8,
2103 const_offset % 16 / 8,
2104 const_offset % 16 / 8);
2105 else
2106 cbuf.swizzle += MAKE_SWIZZLE4(const_offset % 16 / 4,
2107 const_offset % 16 / 4,
2108 const_offset % 16 / 4,
2109 const_offset % 16 / 4);
2110
2111 if (ir->type->is_boolean()) {
2112 emit_asm(ir, TGSI_OPCODE_USNE, result_dst, cbuf,
2113 st_src_reg_for_int(0));
2114 } else {
2115 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, cbuf);
2116 }
2117 }
2118 break;
2119 }
2120 case ir_triop_lrp:
2121 /* note: we have to reorder the three args here */
2122 emit_asm(ir, TGSI_OPCODE_LRP, result_dst, op[2], op[1], op[0]);
2123 break;
2124 case ir_triop_csel:
2125 if (this->ctx->Const.NativeIntegers)
2126 emit_asm(ir, TGSI_OPCODE_UCMP, result_dst, op[0], op[1], op[2]);
2127 else {
2128 op[0].negate = ~op[0].negate;
2129 emit_asm(ir, TGSI_OPCODE_CMP, result_dst, op[0], op[1], op[2]);
2130 }
2131 break;
2132 case ir_triop_bitfield_extract:
2133 emit_asm(ir, TGSI_OPCODE_IBFE, result_dst, op[0], op[1], op[2]);
2134 break;
2135 case ir_quadop_bitfield_insert:
2136 emit_asm(ir, TGSI_OPCODE_BFI, result_dst, op[0], op[1], op[2], op[3]);
2137 break;
2138 case ir_unop_bitfield_reverse:
2139 emit_asm(ir, TGSI_OPCODE_BREV, result_dst, op[0]);
2140 break;
2141 case ir_unop_bit_count:
2142 emit_asm(ir, TGSI_OPCODE_POPC, result_dst, op[0]);
2143 break;
2144 case ir_unop_find_msb:
2145 emit_asm(ir, TGSI_OPCODE_IMSB, result_dst, op[0]);
2146 break;
2147 case ir_unop_find_lsb:
2148 emit_asm(ir, TGSI_OPCODE_LSB, result_dst, op[0]);
2149 break;
2150 case ir_binop_imul_high:
2151 emit_asm(ir, TGSI_OPCODE_IMUL_HI, result_dst, op[0], op[1]);
2152 break;
2153 case ir_triop_fma:
2154 /* In theory, MAD is incorrect here. */
2155 if (have_fma)
2156 emit_asm(ir, TGSI_OPCODE_FMA, result_dst, op[0], op[1], op[2]);
2157 else
2158 emit_asm(ir, TGSI_OPCODE_MAD, result_dst, op[0], op[1], op[2]);
2159 break;
2160 case ir_unop_interpolate_at_centroid:
2161 emit_asm(ir, TGSI_OPCODE_INTERP_CENTROID, result_dst, op[0]);
2162 break;
2163 case ir_binop_interpolate_at_offset: {
2164 /* The y coordinate needs to be flipped for the default fb */
2165 static const gl_state_index16 transform_y_state[STATE_LENGTH]
2166 = { STATE_INTERNAL, STATE_FB_WPOS_Y_TRANSFORM };
2167
2168 unsigned transform_y_index =
2169 _mesa_add_state_reference(this->prog->Parameters,
2170 transform_y_state);
2171
2172 st_src_reg transform_y = st_src_reg(PROGRAM_STATE_VAR,
2173 transform_y_index,
2174 glsl_type::vec4_type);
2175 transform_y.swizzle = SWIZZLE_XXXX;
2176
2177 st_src_reg temp = get_temp(glsl_type::vec2_type);
2178 st_dst_reg temp_dst = st_dst_reg(temp);
2179
2180 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, op[1]);
2181 temp_dst.writemask = WRITEMASK_Y;
2182 emit_asm(ir, TGSI_OPCODE_MUL, temp_dst, transform_y, op[1]);
2183 emit_asm(ir, TGSI_OPCODE_INTERP_OFFSET, result_dst, op[0], temp);
2184 break;
2185 }
2186 case ir_binop_interpolate_at_sample:
2187 emit_asm(ir, TGSI_OPCODE_INTERP_SAMPLE, result_dst, op[0], op[1]);
2188 break;
2189
2190 case ir_unop_d2f:
2191 emit_asm(ir, TGSI_OPCODE_D2F, result_dst, op[0]);
2192 break;
2193 case ir_unop_f2d:
2194 emit_asm(ir, TGSI_OPCODE_F2D, result_dst, op[0]);
2195 break;
2196 case ir_unop_d2i:
2197 emit_asm(ir, TGSI_OPCODE_D2I, result_dst, op[0]);
2198 break;
2199 case ir_unop_i2d:
2200 emit_asm(ir, TGSI_OPCODE_I2D, result_dst, op[0]);
2201 break;
2202 case ir_unop_d2u:
2203 emit_asm(ir, TGSI_OPCODE_D2U, result_dst, op[0]);
2204 break;
2205 case ir_unop_u2d:
2206 emit_asm(ir, TGSI_OPCODE_U2D, result_dst, op[0]);
2207 break;
2208 case ir_unop_unpack_double_2x32:
2209 case ir_unop_pack_double_2x32:
2210 case ir_unop_unpack_int_2x32:
2211 case ir_unop_pack_int_2x32:
2212 case ir_unop_unpack_uint_2x32:
2213 case ir_unop_pack_uint_2x32:
2214 case ir_unop_unpack_sampler_2x32:
2215 case ir_unop_pack_sampler_2x32:
2216 case ir_unop_unpack_image_2x32:
2217 case ir_unop_pack_image_2x32:
2218 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, op[0]);
2219 break;
2220
2221 case ir_binop_ldexp:
2222 if (ir->operands[0]->type->is_double()) {
2223 emit_asm(ir, TGSI_OPCODE_DLDEXP, result_dst, op[0], op[1]);
2224 } else if (ir->operands[0]->type->is_float()) {
2225 emit_asm(ir, TGSI_OPCODE_LDEXP, result_dst, op[0], op[1]);
2226 } else {
2227 assert(!"Invalid ldexp for non-double opcode in glsl_to_tgsi_visitor::visit()");
2228 }
2229 break;
2230
2231 case ir_unop_pack_half_2x16:
2232 emit_asm(ir, TGSI_OPCODE_PK2H, result_dst, op[0]);
2233 break;
2234 case ir_unop_unpack_half_2x16:
2235 emit_asm(ir, TGSI_OPCODE_UP2H, result_dst, op[0]);
2236 break;
2237
2238 case ir_unop_get_buffer_size: {
2239 ir_constant *const_offset = ir->operands[0]->as_constant();
2240 st_src_reg buffer(
2241 PROGRAM_BUFFER,
2242 const_offset ? const_offset->value.u[0] : 0,
2243 GLSL_TYPE_UINT);
2244 if (!const_offset) {
2245 buffer.reladdr = ralloc(mem_ctx, st_src_reg);
2246 *buffer.reladdr = op[0];
2247 emit_arl(ir, sampler_reladdr, op[0]);
2248 }
2249 emit_asm(ir, TGSI_OPCODE_RESQ, result_dst)->resource = buffer;
2250 break;
2251 }
2252
2253 case ir_unop_u2i64:
2254 case ir_unop_u2u64:
2255 case ir_unop_b2i64: {
2256 st_src_reg temp = get_temp(glsl_type::uvec4_type);
2257 st_dst_reg temp_dst = st_dst_reg(temp);
2258 unsigned orig_swz = op[0].swizzle;
2259 /*
2260 * To convert unsigned to 64-bit:
2261 * zero Y channel, copy X channel.
2262 */
2263 temp_dst.writemask = WRITEMASK_Y;
2264 if (vector_elements > 1)
2265 temp_dst.writemask |= WRITEMASK_W;
2266 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, st_src_reg_for_int(0));
2267 temp_dst.writemask = WRITEMASK_X;
2268 if (vector_elements > 1)
2269 temp_dst.writemask |= WRITEMASK_Z;
2270 op[0].swizzle = MAKE_SWIZZLE4(GET_SWZ(orig_swz, 0), GET_SWZ(orig_swz, 0),
2271 GET_SWZ(orig_swz, 1), GET_SWZ(orig_swz, 1));
2272 if (ir->operation == ir_unop_u2i64 || ir->operation == ir_unop_u2u64)
2273 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, op[0]);
2274 else
2275 emit_asm(ir, TGSI_OPCODE_AND, temp_dst, op[0], st_src_reg_for_int(1));
2276 result_src = temp;
2277 result_src.type = GLSL_TYPE_UINT64;
2278 if (vector_elements > 2) {
2279 /* Subtle: We rely on the fact that get_temp here returns the next
2280 * TGSI temporary register directly after the temp register used for
2281 * the first two components, so that the result gets picked up
2282 * automatically.
2283 */
2284 st_src_reg temp = get_temp(glsl_type::uvec4_type);
2285 st_dst_reg temp_dst = st_dst_reg(temp);
2286 temp_dst.writemask = WRITEMASK_Y;
2287 if (vector_elements > 3)
2288 temp_dst.writemask |= WRITEMASK_W;
2289 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, st_src_reg_for_int(0));
2290
2291 temp_dst.writemask = WRITEMASK_X;
2292 if (vector_elements > 3)
2293 temp_dst.writemask |= WRITEMASK_Z;
2294 op[0].swizzle = MAKE_SWIZZLE4(GET_SWZ(orig_swz, 2),
2295 GET_SWZ(orig_swz, 2),
2296 GET_SWZ(orig_swz, 3),
2297 GET_SWZ(orig_swz, 3));
2298 if (ir->operation == ir_unop_u2i64 || ir->operation == ir_unop_u2u64)
2299 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, op[0]);
2300 else
2301 emit_asm(ir, TGSI_OPCODE_AND, temp_dst, op[0],
2302 st_src_reg_for_int(1));
2303 }
2304 break;
2305 }
2306 case ir_unop_i642i:
2307 case ir_unop_u642i:
2308 case ir_unop_u642u:
2309 case ir_unop_i642u: {
2310 st_src_reg temp = get_temp(glsl_type::uvec4_type);
2311 st_dst_reg temp_dst = st_dst_reg(temp);
2312 unsigned orig_swz = op[0].swizzle;
2313 unsigned orig_idx = op[0].index;
2314 int el;
2315 temp_dst.writemask = WRITEMASK_X;
2316
2317 for (el = 0; el < vector_elements; el++) {
2318 unsigned swz = GET_SWZ(orig_swz, el);
2319 if (swz & 1)
2320 op[0].swizzle = MAKE_SWIZZLE4(SWIZZLE_Z, SWIZZLE_Z,
2321 SWIZZLE_Z, SWIZZLE_Z);
2322 else
2323 op[0].swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_X,
2324 SWIZZLE_X, SWIZZLE_X);
2325 if (swz > 2)
2326 op[0].index = orig_idx + 1;
2327 op[0].type = GLSL_TYPE_UINT;
2328 temp_dst.writemask = WRITEMASK_X << el;
2329 emit_asm(ir, TGSI_OPCODE_MOV, temp_dst, op[0]);
2330 }
2331 result_src = temp;
2332 if (ir->operation == ir_unop_u642u || ir->operation == ir_unop_i642u)
2333 result_src.type = GLSL_TYPE_UINT;
2334 else
2335 result_src.type = GLSL_TYPE_INT;
2336 break;
2337 }
2338 case ir_unop_i642b:
2339 emit_asm(ir, TGSI_OPCODE_U64SNE, result_dst, op[0],
2340 st_src_reg_for_int64(0));
2341 break;
2342 case ir_unop_i642f:
2343 emit_asm(ir, TGSI_OPCODE_I642F, result_dst, op[0]);
2344 break;
2345 case ir_unop_u642f:
2346 emit_asm(ir, TGSI_OPCODE_U642F, result_dst, op[0]);
2347 break;
2348 case ir_unop_i642d:
2349 emit_asm(ir, TGSI_OPCODE_I642D, result_dst, op[0]);
2350 break;
2351 case ir_unop_u642d:
2352 emit_asm(ir, TGSI_OPCODE_U642D, result_dst, op[0]);
2353 break;
2354 case ir_unop_i2i64:
2355 emit_asm(ir, TGSI_OPCODE_I2I64, result_dst, op[0]);
2356 break;
2357 case ir_unop_f2i64:
2358 emit_asm(ir, TGSI_OPCODE_F2I64, result_dst, op[0]);
2359 break;
2360 case ir_unop_d2i64:
2361 emit_asm(ir, TGSI_OPCODE_D2I64, result_dst, op[0]);
2362 break;
2363 case ir_unop_i2u64:
2364 emit_asm(ir, TGSI_OPCODE_I2I64, result_dst, op[0]);
2365 break;
2366 case ir_unop_f2u64:
2367 emit_asm(ir, TGSI_OPCODE_F2U64, result_dst, op[0]);
2368 break;
2369 case ir_unop_d2u64:
2370 emit_asm(ir, TGSI_OPCODE_D2U64, result_dst, op[0]);
2371 break;
2372 /* these might be needed */
2373 case ir_unop_pack_snorm_2x16:
2374 case ir_unop_pack_unorm_2x16:
2375 case ir_unop_pack_snorm_4x8:
2376 case ir_unop_pack_unorm_4x8:
2377
2378 case ir_unop_unpack_snorm_2x16:
2379 case ir_unop_unpack_unorm_2x16:
2380 case ir_unop_unpack_snorm_4x8:
2381 case ir_unop_unpack_unorm_4x8:
2382
2383 case ir_quadop_vector:
2384 case ir_binop_vector_extract:
2385 case ir_triop_vector_insert:
2386 case ir_binop_carry:
2387 case ir_binop_borrow:
2388 case ir_unop_ssbo_unsized_array_length:
2389 case ir_unop_atan:
2390 case ir_binop_atan2:
2391 case ir_unop_clz:
2392 case ir_binop_add_sat:
2393 case ir_binop_sub_sat:
2394 case ir_binop_abs_sub:
2395 case ir_binop_avg:
2396 case ir_binop_avg_round:
2397 case ir_binop_mul_32x16:
2398 case ir_unop_f162f:
2399 case ir_unop_f2f16:
2400 case ir_unop_f162b:
2401 case ir_unop_b2f16:
2402 /* This operation is not supported, or should have already been handled.
2403 */
2404 assert(!"Invalid ir opcode in glsl_to_tgsi_visitor::visit()");
2405 break;
2406 }
2407
2408 this->result = result_src;
2409 }
2410
2411
2412 void
2413 glsl_to_tgsi_visitor::visit(ir_swizzle *ir)
2414 {
2415 st_src_reg src;
2416 int i;
2417 int swizzle[4] = {0};
2418
2419 /* Note that this is only swizzles in expressions, not those on the left
2420 * hand side of an assignment, which do write masking. See ir_assignment
2421 * for that.
2422 */
2423
2424 ir->val->accept(this);
2425 src = this->result;
2426 assert(src.file != PROGRAM_UNDEFINED);
2427 assert(ir->type->vector_elements > 0);
2428
2429 for (i = 0; i < 4; i++) {
2430 if (i < ir->type->vector_elements) {
2431 switch (i) {
2432 case 0:
2433 swizzle[i] = GET_SWZ(src.swizzle, ir->mask.x);
2434 break;
2435 case 1:
2436 swizzle[i] = GET_SWZ(src.swizzle, ir->mask.y);
2437 break;
2438 case 2:
2439 swizzle[i] = GET_SWZ(src.swizzle, ir->mask.z);
2440 break;
2441 case 3:
2442 swizzle[i] = GET_SWZ(src.swizzle, ir->mask.w);
2443 break;
2444 }
2445 } else {
2446 /* If the type is smaller than a vec4, replicate the last
2447 * channel out.
2448 */
2449 swizzle[i] = swizzle[ir->type->vector_elements - 1];
2450 }
2451 }
2452
2453 src.swizzle = MAKE_SWIZZLE4(swizzle[0], swizzle[1], swizzle[2], swizzle[3]);
2454
2455 this->result = src;
2456 }
2457
2458 /* Test if the variable is an array. Note that geometry and
2459 * tessellation shader inputs are outputs are always arrays (except
2460 * for patch inputs), so only the array element type is considered.
2461 */
2462 static bool
2463 is_inout_array(unsigned stage, ir_variable *var, bool *remove_array)
2464 {
2465 const glsl_type *type = var->type;
2466
2467 *remove_array = false;
2468
2469 if ((stage == MESA_SHADER_VERTEX && var->data.mode == ir_var_shader_in) ||
2470 (stage == MESA_SHADER_FRAGMENT && var->data.mode == ir_var_shader_out))
2471 return false;
2472
2473 if (((stage == MESA_SHADER_GEOMETRY && var->data.mode == ir_var_shader_in) ||
2474 (stage == MESA_SHADER_TESS_EVAL && var->data.mode == ir_var_shader_in) ||
2475 stage == MESA_SHADER_TESS_CTRL) &&
2476 !var->data.patch) {
2477 if (!var->type->is_array())
2478 return false; /* a system value probably */
2479
2480 type = var->type->fields.array;
2481 *remove_array = true;
2482 }
2483
2484 return type->is_array() || type->is_matrix();
2485 }
2486
2487 static unsigned
2488 st_translate_interp_loc(ir_variable *var)
2489 {
2490 if (var->data.centroid)
2491 return TGSI_INTERPOLATE_LOC_CENTROID;
2492 else if (var->data.sample)
2493 return TGSI_INTERPOLATE_LOC_SAMPLE;
2494 else
2495 return TGSI_INTERPOLATE_LOC_CENTER;
2496 }
2497
2498 void
2499 glsl_to_tgsi_visitor::visit(ir_dereference_variable *ir)
2500 {
2501 variable_storage *entry;
2502 ir_variable *var = ir->var;
2503 bool remove_array;
2504
2505 if (handle_bound_deref(ir->as_dereference()))
2506 return;
2507
2508 entry = find_variable_storage(ir->var);
2509
2510 if (!entry) {
2511 switch (var->data.mode) {
2512 case ir_var_uniform:
2513 entry = new(mem_ctx) variable_storage(var, PROGRAM_UNIFORM,
2514 var->data.param_index);
2515 _mesa_hash_table_insert(this->variables, var, entry);
2516 break;
2517 case ir_var_shader_in: {
2518 /* The linker assigns locations for varyings and attributes,
2519 * including deprecated builtins (like gl_Color), user-assign
2520 * generic attributes (glBindVertexLocation), and
2521 * user-defined varyings.
2522 */
2523 assert(var->data.location != -1);
2524
2525 const glsl_type *type_without_array = var->type->without_array();
2526 struct inout_decl *decl = &inputs[num_inputs];
2527 unsigned component = var->data.location_frac;
2528 unsigned num_components;
2529 num_inputs++;
2530
2531 if (type_without_array->is_64bit())
2532 component = component / 2;
2533 if (type_without_array->vector_elements)
2534 num_components = type_without_array->vector_elements;
2535 else
2536 num_components = 4;
2537
2538 decl->mesa_index = var->data.location;
2539 decl->interp = (glsl_interp_mode) var->data.interpolation;
2540 decl->interp_loc = st_translate_interp_loc(var);
2541 decl->base_type = type_without_array->base_type;
2542 decl->usage_mask = u_bit_consecutive(component, num_components);
2543
2544 if (is_inout_array(shader->Stage, var, &remove_array)) {
2545 decl->array_id = num_input_arrays + 1;
2546 num_input_arrays++;
2547 } else {
2548 decl->array_id = 0;
2549 }
2550
2551 if (remove_array)
2552 decl->size = type_size(var->type->fields.array);
2553 else
2554 decl->size = type_size(var->type);
2555
2556 entry = new(mem_ctx) variable_storage(var,
2557 PROGRAM_INPUT,
2558 decl->mesa_index,
2559 decl->array_id);
2560 entry->component = component;
2561
2562 _mesa_hash_table_insert(this->variables, var, entry);
2563
2564 break;
2565 }
2566 case ir_var_shader_out: {
2567 assert(var->data.location != -1);
2568
2569 const glsl_type *type_without_array = var->type->without_array();
2570 struct inout_decl *decl = &outputs[num_outputs];
2571 unsigned component = var->data.location_frac;
2572 unsigned num_components;
2573 num_outputs++;
2574
2575 decl->invariant = var->data.invariant;
2576
2577 if (type_without_array->is_64bit())
2578 component = component / 2;
2579 if (type_without_array->vector_elements)
2580 num_components = type_without_array->vector_elements;
2581 else
2582 num_components = 4;
2583
2584 decl->mesa_index = var->data.location + FRAG_RESULT_MAX * var->data.index;
2585 decl->base_type = type_without_array->base_type;
2586 decl->usage_mask = u_bit_consecutive(component, num_components);
2587 if (var->data.stream & (1u << 31)) {
2588 decl->gs_out_streams = var->data.stream & ~(1u << 31);
2589 } else {
2590 assert(var->data.stream < 4);
2591 decl->gs_out_streams = 0;
2592 for (unsigned i = 0; i < num_components; ++i)
2593 decl->gs_out_streams |= var->data.stream << (2 * (component + i));
2594 }
2595
2596 if (is_inout_array(shader->Stage, var, &remove_array)) {
2597 decl->array_id = num_output_arrays + 1;
2598 num_output_arrays++;
2599 } else {
2600 decl->array_id = 0;
2601 }
2602
2603 if (remove_array)
2604 decl->size = type_size(var->type->fields.array);
2605 else
2606 decl->size = type_size(var->type);
2607
2608 if (var->data.fb_fetch_output) {
2609 st_dst_reg dst = st_dst_reg(get_temp(var->type));
2610 st_src_reg src = st_src_reg(PROGRAM_OUTPUT, decl->mesa_index,
2611 var->type, component, decl->array_id);
2612 emit_asm(NULL, TGSI_OPCODE_FBFETCH, dst, src);
2613 entry = new(mem_ctx) variable_storage(var, dst.file, dst.index,
2614 dst.array_id);
2615 } else {
2616 entry = new(mem_ctx) variable_storage(var,
2617 PROGRAM_OUTPUT,
2618 decl->mesa_index,
2619 decl->array_id);
2620 }
2621 entry->component = component;
2622
2623 _mesa_hash_table_insert(this->variables, var, entry);
2624
2625 break;
2626 }
2627 case ir_var_system_value:
2628 entry = new(mem_ctx) variable_storage(var,
2629 PROGRAM_SYSTEM_VALUE,
2630 var->data.location);
2631 break;
2632 case ir_var_auto:
2633 case ir_var_temporary:
2634 st_src_reg src = get_temp(var->type);
2635
2636 entry = new(mem_ctx) variable_storage(var, src.file, src.index,
2637 src.array_id);
2638 _mesa_hash_table_insert(this->variables, var, entry);
2639
2640 break;
2641 }
2642
2643 if (!entry) {
2644 printf("Failed to make storage for %s\n", var->name);
2645 exit(1);
2646 }
2647 }
2648
2649 this->result = st_src_reg(entry->file, entry->index, var->type,
2650 entry->component, entry->array_id);
2651 if (this->shader->Stage == MESA_SHADER_VERTEX &&
2652 var->data.mode == ir_var_shader_in &&
2653 var->type->without_array()->is_double())
2654 this->result.is_double_vertex_input = true;
2655 if (!native_integers)
2656 this->result.type = GLSL_TYPE_FLOAT;
2657 }
2658
2659 static void
2660 shrink_array_declarations(struct inout_decl *decls, unsigned count,
2661 GLbitfield64* usage_mask,
2662 GLbitfield64 double_usage_mask,
2663 GLbitfield* patch_usage_mask)
2664 {
2665 unsigned i;
2666 int j;
2667
2668 /* Fix array declarations by removing unused array elements at both ends
2669 * of the arrays. For example, mat4[3] where only mat[1] is used.
2670 */
2671 for (i = 0; i < count; i++) {
2672 struct inout_decl *decl = &decls[i];
2673 if (!decl->array_id)
2674 continue;
2675
2676 /* Shrink the beginning. */
2677 for (j = 0; j < (int)decl->size; j++) {
2678 if (decl->mesa_index >= VARYING_SLOT_PATCH0) {
2679 if (*patch_usage_mask &
2680 BITFIELD64_BIT(decl->mesa_index - VARYING_SLOT_PATCH0 + j))
2681 break;
2682 }
2683 else {
2684 if (*usage_mask & BITFIELD64_BIT(decl->mesa_index+j))
2685 break;
2686 if (double_usage_mask & BITFIELD64_BIT(decl->mesa_index+j-1))
2687 break;
2688 }
2689
2690 decl->mesa_index++;
2691 decl->size--;
2692 j--;
2693 }
2694
2695 /* Shrink the end. */
2696 for (j = decl->size-1; j >= 0; j--) {
2697 if (decl->mesa_index >= VARYING_SLOT_PATCH0) {
2698 if (*patch_usage_mask &
2699 BITFIELD64_BIT(decl->mesa_index - VARYING_SLOT_PATCH0 + j))
2700 break;
2701 }
2702 else {
2703 if (*usage_mask & BITFIELD64_BIT(decl->mesa_index+j))
2704 break;
2705 if (double_usage_mask & BITFIELD64_BIT(decl->mesa_index+j-1))
2706 break;
2707 }
2708
2709 decl->size--;
2710 }
2711
2712 /* When not all entries of an array are accessed, we mark them as used
2713 * here anyway, to ensure that the input/output mapping logic doesn't get
2714 * confused.
2715 *
2716 * TODO This happens when an array isn't used via indirect access, which
2717 * some game ports do (at least eON-based). There is an optimization
2718 * opportunity here by replacing the array declaration with non-array
2719 * declarations of those slots that are actually used.
2720 */
2721 for (j = 1; j < (int)decl->size; ++j) {
2722 if (decl->mesa_index >= VARYING_SLOT_PATCH0)
2723 *patch_usage_mask |= BITFIELD64_BIT(decl->mesa_index - VARYING_SLOT_PATCH0 + j);
2724 else
2725 *usage_mask |= BITFIELD64_BIT(decl->mesa_index + j);
2726 }
2727 }
2728 }
2729
2730
2731 static void
2732 mark_array_io(struct inout_decl *decls, unsigned count,
2733 GLbitfield64* usage_mask,
2734 GLbitfield64 double_usage_mask,
2735 GLbitfield* patch_usage_mask)
2736 {
2737 unsigned i;
2738 int j;
2739
2740 /* Fix array declarations by removing unused array elements at both ends
2741 * of the arrays. For example, mat4[3] where only mat[1] is used.
2742 */
2743 for (i = 0; i < count; i++) {
2744 struct inout_decl *decl = &decls[i];
2745 if (!decl->array_id)
2746 continue;
2747
2748 /* When not all entries of an array are accessed, we mark them as used
2749 * here anyway, to ensure that the input/output mapping logic doesn't get
2750 * confused.
2751 *
2752 * TODO This happens when an array isn't used via indirect access, which
2753 * some game ports do (at least eON-based). There is an optimization
2754 * opportunity here by replacing the array declaration with non-array
2755 * declarations of those slots that are actually used.
2756 */
2757 for (j = 0; j < (int)decl->size; ++j) {
2758 if (decl->mesa_index >= VARYING_SLOT_PATCH0)
2759 *patch_usage_mask |= BITFIELD64_BIT(decl->mesa_index - VARYING_SLOT_PATCH0 + j);
2760 else
2761 *usage_mask |= BITFIELD64_BIT(decl->mesa_index + j);
2762 }
2763 }
2764 }
2765
2766 void
2767 glsl_to_tgsi_visitor::visit(ir_dereference_array *ir)
2768 {
2769 ir_constant *index;
2770 st_src_reg src;
2771 bool is_2D = false;
2772 ir_variable *var = ir->variable_referenced();
2773
2774 if (handle_bound_deref(ir->as_dereference()))
2775 return;
2776
2777 /* We only need the logic provided by count_vec4_slots()
2778 * for arrays of structs. Indirect sampler and image indexing is handled
2779 * elsewhere.
2780 */
2781 int element_size = ir->type->without_array()->is_struct() ?
2782 ir->type->count_vec4_slots(false, var->data.bindless) :
2783 type_size(ir->type);
2784
2785 index = ir->array_index->constant_expression_value(ralloc_parent(ir));
2786
2787 ir->array->accept(this);
2788 src = this->result;
2789
2790 if (!src.has_index2) {
2791 switch (this->prog->Target) {
2792 case GL_TESS_CONTROL_PROGRAM_NV:
2793 is_2D = (src.file == PROGRAM_INPUT || src.file == PROGRAM_OUTPUT) &&
2794 !ir->variable_referenced()->data.patch;
2795 break;
2796 case GL_TESS_EVALUATION_PROGRAM_NV:
2797 is_2D = src.file == PROGRAM_INPUT &&
2798 !ir->variable_referenced()->data.patch;
2799 break;
2800 case GL_GEOMETRY_PROGRAM_NV:
2801 is_2D = src.file == PROGRAM_INPUT;
2802 break;
2803 }
2804 }
2805
2806 if (is_2D)
2807 element_size = 1;
2808
2809 if (index) {
2810
2811 if (this->prog->Target == GL_VERTEX_PROGRAM_ARB &&
2812 src.file == PROGRAM_INPUT)
2813 element_size = attrib_type_size(ir->type, true);
2814 if (is_2D) {
2815 src.index2D = index->value.i[0];
2816 src.has_index2 = true;
2817 } else
2818 src.index += index->value.i[0] * element_size;
2819 } else {
2820 /* Variable index array dereference. It eats the "vec4" of the
2821 * base of the array and an index that offsets the TGSI register
2822 * index.
2823 */
2824 ir->array_index->accept(this);
2825
2826 st_src_reg index_reg;
2827
2828 if (element_size == 1) {
2829 index_reg = this->result;
2830 } else {
2831 index_reg = get_temp(native_integers ?
2832 glsl_type::int_type : glsl_type::float_type);
2833
2834 emit_asm(ir, TGSI_OPCODE_MUL, st_dst_reg(index_reg),
2835 this->result, st_src_reg_for_type(index_reg.type, element_size));
2836 }
2837
2838 /* If there was already a relative address register involved, add the
2839 * new and the old together to get the new offset.
2840 */
2841 if (!is_2D && src.reladdr != NULL) {
2842 st_src_reg accum_reg = get_temp(native_integers ?
2843 glsl_type::int_type : glsl_type::float_type);
2844
2845 emit_asm(ir, TGSI_OPCODE_ADD, st_dst_reg(accum_reg),
2846 index_reg, *src.reladdr);
2847
2848 index_reg = accum_reg;
2849 }
2850
2851 if (is_2D) {
2852 src.reladdr2 = ralloc(mem_ctx, st_src_reg);
2853 *src.reladdr2 = index_reg;
2854 src.index2D = 0;
2855 src.has_index2 = true;
2856 } else {
2857 src.reladdr = ralloc(mem_ctx, st_src_reg);
2858 *src.reladdr = index_reg;
2859 }
2860 }
2861
2862 /* Change the register type to the element type of the array. */
2863 src.type = ir->type->base_type;
2864
2865 this->result = src;
2866 }
2867
2868 void
2869 glsl_to_tgsi_visitor::visit(ir_dereference_record *ir)
2870 {
2871 unsigned int i;
2872 const glsl_type *struct_type = ir->record->type;
2873 ir_variable *var = ir->record->variable_referenced();
2874 int offset = 0;
2875
2876 if (handle_bound_deref(ir->as_dereference()))
2877 return;
2878
2879 ir->record->accept(this);
2880
2881 assert(ir->field_idx >= 0);
2882 assert(var);
2883 for (i = 0; i < struct_type->length; i++) {
2884 if (i == (unsigned) ir->field_idx)
2885 break;
2886 const glsl_type *member_type = struct_type->fields.structure[i].type;
2887 offset += member_type->count_vec4_slots(false, var->data.bindless);
2888 }
2889
2890 /* If the type is smaller than a vec4, replicate the last channel out. */
2891 if (ir->type->is_scalar() || ir->type->is_vector())
2892 this->result.swizzle = swizzle_for_size(ir->type->vector_elements);
2893 else
2894 this->result.swizzle = SWIZZLE_NOOP;
2895
2896 this->result.index += offset;
2897 this->result.type = ir->type->base_type;
2898 }
2899
2900 /**
2901 * We want to be careful in assignment setup to hit the actual storage
2902 * instead of potentially using a temporary like we might with the
2903 * ir_dereference handler.
2904 */
2905 static st_dst_reg
2906 get_assignment_lhs(ir_dereference *ir, glsl_to_tgsi_visitor *v, int *component)
2907 {
2908 /* The LHS must be a dereference. If the LHS is a variable indexed array
2909 * access of a vector, it must be separated into a series conditional moves
2910 * before reaching this point (see ir_vec_index_to_cond_assign).
2911 */
2912 assert(ir->as_dereference());
2913 ir_dereference_array *deref_array = ir->as_dereference_array();
2914 if (deref_array) {
2915 assert(!deref_array->array->type->is_vector());
2916 }
2917
2918 /* Use the rvalue deref handler for the most part. We write swizzles using
2919 * the writemask, but we do extract the base component for enhanced layouts
2920 * from the source swizzle.
2921 */
2922 ir->accept(v);
2923 *component = GET_SWZ(v->result.swizzle, 0);
2924 return st_dst_reg(v->result);
2925 }
2926
2927 /**
2928 * Process the condition of a conditional assignment
2929 *
2930 * Examines the condition of a conditional assignment to generate the optimal
2931 * first operand of a \c CMP instruction. If the condition is a relational
2932 * operator with 0 (e.g., \c ir_binop_less), the value being compared will be
2933 * used as the source for the \c CMP instruction. Otherwise the comparison
2934 * is processed to a boolean result, and the boolean result is used as the
2935 * operand to the CMP instruction.
2936 */
2937 bool
2938 glsl_to_tgsi_visitor::process_move_condition(ir_rvalue *ir)
2939 {
2940 ir_rvalue *src_ir = ir;
2941 bool negate = true;
2942 bool switch_order = false;
2943
2944 ir_expression *const expr = ir->as_expression();
2945
2946 if (native_integers) {
2947 if ((expr != NULL) && (expr->num_operands == 2)) {
2948 enum glsl_base_type type = expr->operands[0]->type->base_type;
2949 if (type == GLSL_TYPE_INT || type == GLSL_TYPE_UINT ||
2950 type == GLSL_TYPE_BOOL) {
2951 if (expr->operation == ir_binop_equal) {
2952 if (expr->operands[0]->is_zero()) {
2953 src_ir = expr->operands[1];
2954 switch_order = true;
2955 }
2956 else if (expr->operands[1]->is_zero()) {
2957 src_ir = expr->operands[0];
2958 switch_order = true;
2959 }
2960 }
2961 else if (expr->operation == ir_binop_nequal) {
2962 if (expr->operands[0]->is_zero()) {
2963 src_ir = expr->operands[1];
2964 }
2965 else if (expr->operands[1]->is_zero()) {
2966 src_ir = expr->operands[0];
2967 }
2968 }
2969 }
2970 }
2971
2972 src_ir->accept(this);
2973 return switch_order;
2974 }
2975
2976 if ((expr != NULL) && (expr->num_operands == 2)) {
2977 bool zero_on_left = false;
2978
2979 if (expr->operands[0]->is_zero()) {
2980 src_ir = expr->operands[1];
2981 zero_on_left = true;
2982 } else if (expr->operands[1]->is_zero()) {
2983 src_ir = expr->operands[0];
2984 zero_on_left = false;
2985 }
2986
2987 /* a is - 0 + - 0 +
2988 * (a < 0) T F F ( a < 0) T F F
2989 * (0 < a) F F T (-a < 0) F F T
2990 * (a >= 0) F T T ( a < 0) T F F (swap order of other operands)
2991 * (0 >= a) T T F (-a < 0) F F T (swap order of other operands)
2992 *
2993 * Note that exchanging the order of 0 and 'a' in the comparison simply
2994 * means that the value of 'a' should be negated.
2995 */
2996 if (src_ir != ir) {
2997 switch (expr->operation) {
2998 case ir_binop_less:
2999 switch_order = false;
3000 negate = zero_on_left;
3001 break;
3002
3003 case ir_binop_gequal:
3004 switch_order = true;
3005 negate = zero_on_left;
3006 break;
3007
3008 default:
3009 /* This isn't the right kind of comparison afterall, so make sure
3010 * the whole condition is visited.
3011 */
3012 src_ir = ir;
3013 break;
3014 }
3015 }
3016 }
3017
3018 src_ir->accept(this);
3019
3020 /* We use the TGSI_OPCODE_CMP (a < 0 ? b : c) for conditional moves, and the
3021 * condition we produced is 0.0 or 1.0. By flipping the sign, we can
3022 * choose which value TGSI_OPCODE_CMP produces without an extra instruction
3023 * computing the condition.
3024 */
3025 if (negate)
3026 this->result.negate = ~this->result.negate;
3027
3028 return switch_order;
3029 }
3030
3031 void
3032 glsl_to_tgsi_visitor::emit_block_mov(ir_assignment *ir, const struct glsl_type *type,
3033 st_dst_reg *l, st_src_reg *r,
3034 st_src_reg *cond, bool cond_swap)
3035 {
3036 if (type->is_struct()) {
3037 for (unsigned int i = 0; i < type->length; i++) {
3038 emit_block_mov(ir, type->fields.structure[i].type, l, r,
3039 cond, cond_swap);
3040 }
3041 return;
3042 }
3043
3044 if (type->is_array()) {
3045 for (unsigned int i = 0; i < type->length; i++) {
3046 emit_block_mov(ir, type->fields.array, l, r, cond, cond_swap);
3047 }
3048 return;
3049 }
3050
3051 if (type->is_matrix()) {
3052 const struct glsl_type *vec_type;
3053
3054 vec_type = glsl_type::get_instance(type->is_double()
3055 ? GLSL_TYPE_DOUBLE : GLSL_TYPE_FLOAT,
3056 type->vector_elements, 1);
3057
3058 for (int i = 0; i < type->matrix_columns; i++) {
3059 emit_block_mov(ir, vec_type, l, r, cond, cond_swap);
3060 }
3061 return;
3062 }
3063
3064 assert(type->is_scalar() || type->is_vector());
3065
3066 l->type = type->base_type;
3067 r->type = type->base_type;
3068 if (cond) {
3069 st_src_reg l_src = st_src_reg(*l);
3070
3071 if (l_src.file == PROGRAM_OUTPUT &&
3072 this->prog->Target == GL_FRAGMENT_PROGRAM_ARB &&
3073 (l_src.index == FRAG_RESULT_DEPTH ||
3074 l_src.index == FRAG_RESULT_STENCIL)) {
3075 /* This is a special case because the source swizzles will be shifted
3076 * later to account for the difference between GLSL (where they're
3077 * plain floats) and TGSI (where they're Z and Y components). */
3078 l_src.swizzle = SWIZZLE_XXXX;
3079 }
3080
3081 if (native_integers) {
3082 emit_asm(ir, TGSI_OPCODE_UCMP, *l, *cond,
3083 cond_swap ? l_src : *r,
3084 cond_swap ? *r : l_src);
3085 } else {
3086 emit_asm(ir, TGSI_OPCODE_CMP, *l, *cond,
3087 cond_swap ? l_src : *r,
3088 cond_swap ? *r : l_src);
3089 }
3090 } else {
3091 emit_asm(ir, TGSI_OPCODE_MOV, *l, *r);
3092 }
3093 l->index++;
3094 r->index++;
3095 if (type->is_dual_slot()) {
3096 l->index++;
3097 if (r->is_double_vertex_input == false)
3098 r->index++;
3099 }
3100 }
3101
3102 void
3103 glsl_to_tgsi_visitor::visit(ir_assignment *ir)
3104 {
3105 int dst_component;
3106 st_dst_reg l;
3107 st_src_reg r;
3108
3109 /* all generated instructions need to be flaged as precise */
3110 this->precise = is_precise(ir->lhs->variable_referenced());
3111 ir->rhs->accept(this);
3112 r = this->result;
3113
3114 l = get_assignment_lhs(ir->lhs, this, &dst_component);
3115
3116 {
3117 int swizzles[4];
3118 int first_enabled_chan = 0;
3119 int rhs_chan = 0;
3120 ir_variable *variable = ir->lhs->variable_referenced();
3121
3122 if (shader->Stage == MESA_SHADER_FRAGMENT &&
3123 variable->data.mode == ir_var_shader_out &&
3124 (variable->data.location == FRAG_RESULT_DEPTH ||
3125 variable->data.location == FRAG_RESULT_STENCIL)) {
3126 assert(ir->lhs->type->is_scalar());
3127 assert(ir->write_mask == WRITEMASK_X);
3128
3129 if (variable->data.location == FRAG_RESULT_DEPTH)
3130 l.writemask = WRITEMASK_Z;
3131 else {
3132 assert(variable->data.location == FRAG_RESULT_STENCIL);
3133 l.writemask = WRITEMASK_Y;
3134 }
3135 } else if (ir->write_mask == 0) {
3136 assert(!ir->lhs->type->is_scalar() && !ir->lhs->type->is_vector());
3137
3138 unsigned num_elements =
3139 ir->lhs->type->without_array()->vector_elements;
3140
3141 if (num_elements) {
3142 l.writemask = u_bit_consecutive(0, num_elements);
3143 } else {
3144 /* The type is a struct or an array of (array of) structs. */
3145 l.writemask = WRITEMASK_XYZW;
3146 }
3147 } else {
3148 l.writemask = ir->write_mask;
3149 }
3150
3151 for (int i = 0; i < 4; i++) {
3152 if (l.writemask & (1 << i)) {
3153 first_enabled_chan = GET_SWZ(r.swizzle, i);
3154 break;
3155 }
3156 }
3157
3158 l.writemask = l.writemask << dst_component;
3159
3160 /* Swizzle a small RHS vector into the channels being written.
3161 *
3162 * glsl ir treats write_mask as dictating how many channels are
3163 * present on the RHS while TGSI treats write_mask as just
3164 * showing which channels of the vec4 RHS get written.
3165 */
3166 for (int i = 0; i < 4; i++) {
3167 if (l.writemask & (1 << i))
3168 swizzles[i] = GET_SWZ(r.swizzle, rhs_chan++);
3169 else
3170 swizzles[i] = first_enabled_chan;
3171 }
3172 r.swizzle = MAKE_SWIZZLE4(swizzles[0], swizzles[1],
3173 swizzles[2], swizzles[3]);
3174 }
3175
3176 assert(l.file != PROGRAM_UNDEFINED);
3177 assert(r.file != PROGRAM_UNDEFINED);
3178
3179 if (ir->condition) {
3180 const bool switch_order = this->process_move_condition(ir->condition);
3181 st_src_reg condition = this->result;
3182
3183 emit_block_mov(ir, ir->lhs->type, &l, &r, &condition, switch_order);
3184 } else if (ir->rhs->as_expression() &&
3185 this->instructions.get_tail() &&
3186 ir->rhs == ((glsl_to_tgsi_instruction *)this->instructions.get_tail())->ir &&
3187 !((glsl_to_tgsi_instruction *)this->instructions.get_tail())->is_64bit_expanded &&
3188 type_size(ir->lhs->type) == 1 &&
3189 l.writemask == ((glsl_to_tgsi_instruction *)this->instructions.get_tail())->dst[0].writemask) {
3190 /* To avoid emitting an extra MOV when assigning an expression to a
3191 * variable, emit the last instruction of the expression again, but
3192 * replace the destination register with the target of the assignment.
3193 * Dead code elimination will remove the original instruction.
3194 */
3195 glsl_to_tgsi_instruction *inst, *new_inst;
3196 inst = (glsl_to_tgsi_instruction *)this->instructions.get_tail();
3197 new_inst = emit_asm(ir, inst->op, l, inst->src[0], inst->src[1], inst->src[2], inst->src[3]);
3198 new_inst->saturate = inst->saturate;
3199 new_inst->resource = inst->resource;
3200 inst->dead_mask = inst->dst[0].writemask;
3201 } else {
3202 emit_block_mov(ir, ir->rhs->type, &l, &r, NULL, false);
3203 }
3204 this->precise = 0;
3205 }
3206
3207
3208 void
3209 glsl_to_tgsi_visitor::visit(ir_constant *ir)
3210 {
3211 st_src_reg src;
3212 GLdouble stack_vals[4] = { 0 };
3213 gl_constant_value *values = (gl_constant_value *) stack_vals;
3214 GLenum gl_type = GL_NONE;
3215 unsigned int i, elements;
3216 static int in_array = 0;
3217 gl_register_file file = in_array ? PROGRAM_CONSTANT : PROGRAM_IMMEDIATE;
3218
3219 /* Unfortunately, 4 floats is all we can get into
3220 * _mesa_add_typed_unnamed_constant. So, make a temp to store an
3221 * aggregate constant and move each constant value into it. If we
3222 * get lucky, copy propagation will eliminate the extra moves.
3223 */
3224 if (ir->type->is_struct()) {
3225 st_src_reg temp_base = get_temp(ir->type);
3226 st_dst_reg temp = st_dst_reg(temp_base);
3227
3228 for (i = 0; i < ir->type->length; i++) {
3229 ir_constant *const field_value = ir->get_record_field(i);
3230 int size = type_size(field_value->type);
3231
3232 assert(size > 0);
3233
3234 field_value->accept(this);
3235 src = this->result;
3236
3237 for (unsigned j = 0; j < (unsigned int)size; j++) {
3238 emit_asm(ir, TGSI_OPCODE_MOV, temp, src);
3239
3240 src.index++;
3241 temp.index++;
3242 }
3243 }
3244 this->result = temp_base;
3245 return;
3246 }
3247
3248 if (ir->type->is_array()) {
3249 st_src_reg temp_base = get_temp(ir->type);
3250 st_dst_reg temp = st_dst_reg(temp_base);
3251 int size = type_size(ir->type->fields.array);
3252
3253 assert(size > 0);
3254 in_array++;
3255
3256 for (i = 0; i < ir->type->length; i++) {
3257 ir->const_elements[i]->accept(this);
3258 src = this->result;
3259 for (int j = 0; j < size; j++) {
3260 emit_asm(ir, TGSI_OPCODE_MOV, temp, src);
3261
3262 src.index++;
3263 temp.index++;
3264 }
3265 }
3266 this->result = temp_base;
3267 in_array--;
3268 return;
3269 }
3270
3271 if (ir->type->is_matrix()) {
3272 st_src_reg mat = get_temp(ir->type);
3273 st_dst_reg mat_column = st_dst_reg(mat);
3274
3275 for (i = 0; i < ir->type->matrix_columns; i++) {
3276 switch (ir->type->base_type) {
3277 case GLSL_TYPE_FLOAT:
3278 values = (gl_constant_value *)
3279 &ir->value.f[i * ir->type->vector_elements];
3280
3281 src = st_src_reg(file, -1, ir->type->base_type);
3282 src.index = add_constant(file,
3283 values,
3284 ir->type->vector_elements,
3285 GL_FLOAT,
3286 &src.swizzle);
3287 emit_asm(ir, TGSI_OPCODE_MOV, mat_column, src);
3288 break;
3289 case GLSL_TYPE_DOUBLE:
3290 values = (gl_constant_value *)
3291 &ir->value.d[i * ir->type->vector_elements];
3292 src = st_src_reg(file, -1, ir->type->base_type);
3293 src.index = add_constant(file,
3294 values,
3295 ir->type->vector_elements,
3296 GL_DOUBLE,
3297 &src.swizzle);
3298 if (ir->type->vector_elements >= 2) {
3299 mat_column.writemask = WRITEMASK_XY;
3300 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y,
3301 SWIZZLE_X, SWIZZLE_Y);
3302 emit_asm(ir, TGSI_OPCODE_MOV, mat_column, src);
3303 } else {
3304 mat_column.writemask = WRITEMASK_X;
3305 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_X,
3306 SWIZZLE_X, SWIZZLE_X);
3307 emit_asm(ir, TGSI_OPCODE_MOV, mat_column, src);
3308 }
3309 src.index++;
3310 if (ir->type->vector_elements > 2) {
3311 if (ir->type->vector_elements == 4) {
3312 mat_column.writemask = WRITEMASK_ZW;
3313 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y,
3314 SWIZZLE_X, SWIZZLE_Y);
3315 emit_asm(ir, TGSI_OPCODE_MOV, mat_column, src);
3316 } else {
3317 mat_column.writemask = WRITEMASK_Z;
3318 src.swizzle = MAKE_SWIZZLE4(SWIZZLE_Y, SWIZZLE_Y,
3319 SWIZZLE_Y, SWIZZLE_Y);
3320 emit_asm(ir, TGSI_OPCODE_MOV, mat_column, src);
3321 mat_column.writemask = WRITEMASK_XYZW;
3322 src.swizzle = SWIZZLE_XYZW;
3323 }
3324 mat_column.index++;
3325 }
3326 break;
3327 default:
3328 unreachable("Illegal matrix constant type.\n");
3329 break;
3330 }
3331 mat_column.index++;
3332 }
3333 this->result = mat;
3334 return;
3335 }
3336
3337 elements = ir->type->vector_elements;
3338 switch (ir->type->base_type) {
3339 case GLSL_TYPE_FLOAT:
3340 gl_type = GL_FLOAT;
3341 for (i = 0; i < ir->type->vector_elements; i++) {
3342 values[i].f = ir->value.f[i];
3343 }
3344 break;
3345 case GLSL_TYPE_DOUBLE:
3346 gl_type = GL_DOUBLE;
3347 for (i = 0; i < ir->type->vector_elements; i++) {
3348 memcpy(&values[i * 2], &ir->value.d[i], sizeof(double));
3349 }
3350 break;
3351 case GLSL_TYPE_INT64:
3352 gl_type = GL_INT64_ARB;
3353 for (i = 0; i < ir->type->vector_elements; i++) {
3354 memcpy(&values[i * 2], &ir->value.d[i], sizeof(int64_t));
3355 }
3356 break;
3357 case GLSL_TYPE_UINT64:
3358 gl_type = GL_UNSIGNED_INT64_ARB;
3359 for (i = 0; i < ir->type->vector_elements; i++) {
3360 memcpy(&values[i * 2], &ir->value.d[i], sizeof(uint64_t));
3361 }
3362 break;
3363 case GLSL_TYPE_UINT:
3364 gl_type = native_integers ? GL_UNSIGNED_INT : GL_FLOAT;
3365 for (i = 0; i < ir->type->vector_elements; i++) {
3366 if (native_integers)
3367 values[i].u = ir->value.u[i];
3368 else
3369 values[i].f = ir->value.u[i];
3370 }
3371 break;
3372 case GLSL_TYPE_INT:
3373 gl_type = native_integers ? GL_INT : GL_FLOAT;
3374 for (i = 0; i < ir->type->vector_elements; i++) {
3375 if (native_integers)
3376 values[i].i = ir->value.i[i];
3377 else
3378 values[i].f = ir->value.i[i];
3379 }
3380 break;
3381 case GLSL_TYPE_BOOL:
3382 gl_type = native_integers ? GL_BOOL : GL_FLOAT;
3383 for (i = 0; i < ir->type->vector_elements; i++) {
3384 values[i].u = ir->value.b[i] ? ctx->Const.UniformBooleanTrue : 0;
3385 }
3386 break;
3387 case GLSL_TYPE_SAMPLER:
3388 case GLSL_TYPE_IMAGE:
3389 gl_type = GL_UNSIGNED_INT;
3390 elements = 2;
3391 values[0].u = ir->value.u64[0] & 0xffffffff;
3392 values[1].u = ir->value.u64[0] >> 32;
3393 break;
3394 default:
3395 assert(!"Non-float/uint/int/bool/sampler/image constant");
3396 }
3397
3398 this->result = st_src_reg(file, -1, ir->type);
3399 this->result.index = add_constant(file,
3400 values,
3401 elements,
3402 gl_type,
3403 &this->result.swizzle);
3404 }
3405
3406 void
3407 glsl_to_tgsi_visitor::visit_atomic_counter_intrinsic(ir_call *ir)
3408 {
3409 exec_node *param = ir->actual_parameters.get_head();
3410 ir_dereference *deref = static_cast<ir_dereference *>(param);
3411 ir_variable *location = deref->variable_referenced();
3412 bool has_hw_atomics = st_context(ctx)->has_hw_atomics;
3413 /* Calculate the surface offset */
3414 st_src_reg offset;
3415 unsigned array_size = 0, base = 0;
3416 uint16_t index = 0;
3417 st_src_reg resource;
3418
3419 get_deref_offsets(deref, &array_size, &base, &index, &offset, false);
3420
3421 if (has_hw_atomics) {
3422 variable_storage *entry = find_variable_storage(location);
3423 st_src_reg buffer(PROGRAM_HW_ATOMIC, 0, GLSL_TYPE_ATOMIC_UINT,
3424 location->data.binding);
3425
3426 if (!entry) {
3427 entry = new(mem_ctx) variable_storage(location, PROGRAM_HW_ATOMIC,
3428 num_atomics);
3429 _mesa_hash_table_insert(this->variables, location, entry);
3430
3431 atomic_info[num_atomics].location = location->data.location;
3432 atomic_info[num_atomics].binding = location->data.binding;
3433 atomic_info[num_atomics].size = location->type->arrays_of_arrays_size();
3434 if (atomic_info[num_atomics].size == 0)
3435 atomic_info[num_atomics].size = 1;
3436 atomic_info[num_atomics].array_id = 0;
3437 num_atomics++;
3438 }
3439
3440 if (offset.file != PROGRAM_UNDEFINED) {
3441 if (atomic_info[entry->index].array_id == 0) {
3442 num_atomic_arrays++;
3443 atomic_info[entry->index].array_id = num_atomic_arrays;
3444 }
3445 buffer.array_id = atomic_info[entry->index].array_id;
3446 }
3447
3448 buffer.index = index;
3449 buffer.index += location->data.offset / ATOMIC_COUNTER_SIZE;
3450 buffer.has_index2 = true;
3451
3452 if (offset.file != PROGRAM_UNDEFINED) {
3453 buffer.reladdr = ralloc(mem_ctx, st_src_reg);
3454 *buffer.reladdr = offset;
3455 emit_arl(ir, sampler_reladdr, offset);
3456 }
3457 offset = st_src_reg_for_int(0);
3458
3459 resource = buffer;
3460 } else {
3461 st_src_reg buffer(PROGRAM_BUFFER,
3462 prog->info.num_ssbos +
3463 location->data.binding,
3464 GLSL_TYPE_ATOMIC_UINT);
3465
3466 if (offset.file != PROGRAM_UNDEFINED) {
3467 emit_asm(ir, TGSI_OPCODE_MUL, st_dst_reg(offset),
3468 offset, st_src_reg_for_int(ATOMIC_COUNTER_SIZE));
3469 emit_asm(ir, TGSI_OPCODE_ADD, st_dst_reg(offset),
3470 offset, st_src_reg_for_int(location->data.offset + index * ATOMIC_COUNTER_SIZE));
3471 } else {
3472 offset = st_src_reg_for_int(location->data.offset + index * ATOMIC_COUNTER_SIZE);
3473 }
3474 resource = buffer;
3475 }
3476
3477 ir->return_deref->accept(this);
3478 st_dst_reg dst(this->result);
3479 dst.writemask = WRITEMASK_X;
3480
3481 glsl_to_tgsi_instruction *inst;
3482
3483 if (ir->callee->intrinsic_id == ir_intrinsic_atomic_counter_read) {
3484 inst = emit_asm(ir, TGSI_OPCODE_LOAD, dst, offset);
3485 } else if (ir->callee->intrinsic_id == ir_intrinsic_atomic_counter_increment) {
3486 inst = emit_asm(ir, TGSI_OPCODE_ATOMUADD, dst, offset,
3487 st_src_reg_for_int(1));
3488 } else if (ir->callee->intrinsic_id == ir_intrinsic_atomic_counter_predecrement) {
3489 inst = emit_asm(ir, TGSI_OPCODE_ATOMUADD, dst, offset,
3490 st_src_reg_for_int(-1));
3491 emit_asm(ir, TGSI_OPCODE_ADD, dst, this->result, st_src_reg_for_int(-1));
3492 } else {
3493 param = param->get_next();
3494 ir_rvalue *val = ((ir_instruction *)param)->as_rvalue();
3495 val->accept(this);
3496
3497 st_src_reg data = this->result, data2 = undef_src;
3498 enum tgsi_opcode opcode;
3499 switch (ir->callee->intrinsic_id) {
3500 case ir_intrinsic_atomic_counter_add:
3501 opcode = TGSI_OPCODE_ATOMUADD;
3502 break;
3503 case ir_intrinsic_atomic_counter_min:
3504 opcode = TGSI_OPCODE_ATOMIMIN;
3505 break;
3506 case ir_intrinsic_atomic_counter_max:
3507 opcode = TGSI_OPCODE_ATOMIMAX;
3508 break;
3509 case ir_intrinsic_atomic_counter_and:
3510 opcode = TGSI_OPCODE_ATOMAND;
3511 break;
3512 case ir_intrinsic_atomic_counter_or:
3513 opcode = TGSI_OPCODE_ATOMOR;
3514 break;
3515 case ir_intrinsic_atomic_counter_xor:
3516 opcode = TGSI_OPCODE_ATOMXOR;
3517 break;
3518 case ir_intrinsic_atomic_counter_exchange:
3519 opcode = TGSI_OPCODE_ATOMXCHG;
3520 break;
3521 case ir_intrinsic_atomic_counter_comp_swap: {
3522 opcode = TGSI_OPCODE_ATOMCAS;
3523 param = param->get_next();
3524 val = ((ir_instruction *)param)->as_rvalue();
3525 val->accept(this);
3526 data2 = this->result;
3527 break;
3528 }
3529 default:
3530 assert(!"Unexpected intrinsic");
3531 return;
3532 }
3533
3534 inst = emit_asm(ir, opcode, dst, offset, data, data2);
3535 }
3536
3537 inst->resource = resource;
3538 }
3539
3540 void
3541 glsl_to_tgsi_visitor::visit_ssbo_intrinsic(ir_call *ir)
3542 {
3543 exec_node *param = ir->actual_parameters.get_head();
3544
3545 ir_rvalue *block = ((ir_instruction *)param)->as_rvalue();
3546
3547 param = param->get_next();
3548 ir_rvalue *offset = ((ir_instruction *)param)->as_rvalue();
3549
3550 ir_constant *const_block = block->as_constant();
3551 st_src_reg buffer(
3552 PROGRAM_BUFFER,
3553 const_block ? const_block->value.u[0] : 0,
3554 GLSL_TYPE_UINT);
3555
3556 if (!const_block) {
3557 block->accept(this);
3558 buffer.reladdr = ralloc(mem_ctx, st_src_reg);
3559 *buffer.reladdr = this->result;
3560 emit_arl(ir, sampler_reladdr, this->result);
3561 }
3562
3563 /* Calculate the surface offset */
3564 offset->accept(this);
3565 st_src_reg off = this->result;
3566
3567 st_dst_reg dst = undef_dst;
3568 if (ir->return_deref) {
3569 ir->return_deref->accept(this);
3570 dst = st_dst_reg(this->result);
3571 dst.writemask = (1 << ir->return_deref->type->vector_elements) - 1;
3572 }
3573
3574 glsl_to_tgsi_instruction *inst;
3575
3576 if (ir->callee->intrinsic_id == ir_intrinsic_ssbo_load) {
3577 inst = emit_asm(ir, TGSI_OPCODE_LOAD, dst, off);
3578 if (dst.type == GLSL_TYPE_BOOL)
3579 emit_asm(ir, TGSI_OPCODE_USNE, dst, st_src_reg(dst),
3580 st_src_reg_for_int(0));
3581 } else if (ir->callee->intrinsic_id == ir_intrinsic_ssbo_store) {
3582 param = param->get_next();
3583 ir_rvalue *val = ((ir_instruction *)param)->as_rvalue();
3584 val->accept(this);
3585
3586 param = param->get_next();
3587 ir_constant *write_mask = ((ir_instruction *)param)->as_constant();
3588 assert(write_mask);
3589 dst.writemask = write_mask->value.u[0];
3590
3591 dst.type = this->result.type;
3592 inst = emit_asm(ir, TGSI_OPCODE_STORE, dst, off, this->result);
3593 } else {
3594 param = param->get_next();
3595 ir_rvalue *val = ((ir_instruction *)param)->as_rvalue();
3596 val->accept(this);
3597
3598 st_src_reg data = this->result, data2 = undef_src;
3599 enum tgsi_opcode opcode;
3600 switch (ir->callee->intrinsic_id) {
3601 case ir_intrinsic_ssbo_atomic_add:
3602 opcode = TGSI_OPCODE_ATOMUADD;
3603 break;
3604 case ir_intrinsic_ssbo_atomic_min:
3605 opcode = TGSI_OPCODE_ATOMIMIN;
3606 break;
3607 case ir_intrinsic_ssbo_atomic_max:
3608 opcode = TGSI_OPCODE_ATOMIMAX;
3609 break;
3610 case ir_intrinsic_ssbo_atomic_and:
3611 opcode = TGSI_OPCODE_ATOMAND;
3612 break;
3613 case ir_intrinsic_ssbo_atomic_or:
3614 opcode = TGSI_OPCODE_ATOMOR;
3615 break;
3616 case ir_intrinsic_ssbo_atomic_xor:
3617 opcode = TGSI_OPCODE_ATOMXOR;
3618 break;
3619 case ir_intrinsic_ssbo_atomic_exchange:
3620 opcode = TGSI_OPCODE_ATOMXCHG;
3621 break;
3622 case ir_intrinsic_ssbo_atomic_comp_swap:
3623 opcode = TGSI_OPCODE_ATOMCAS;
3624 param = param->get_next();
3625 val = ((ir_instruction *)param)->as_rvalue();
3626 val->accept(this);
3627 data2 = this->result;
3628 break;
3629 default:
3630 assert(!"Unexpected intrinsic");
3631 return;
3632 }
3633
3634 inst = emit_asm(ir, opcode, dst, off, data, data2);
3635 }
3636
3637 param = param->get_next();
3638 ir_constant *access = NULL;
3639 if (!param->is_tail_sentinel()) {
3640 access = ((ir_instruction *)param)->as_constant();
3641 assert(access);
3642 }
3643
3644 add_buffer_to_load_and_stores(inst, &buffer, &this->instructions, access);
3645 }
3646
3647 void
3648 glsl_to_tgsi_visitor::visit_membar_intrinsic(ir_call *ir)
3649 {
3650 switch (ir->callee->intrinsic_id) {
3651 case ir_intrinsic_memory_barrier:
3652 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3653 st_src_reg_for_int(TGSI_MEMBAR_SHADER_BUFFER |
3654 TGSI_MEMBAR_ATOMIC_BUFFER |
3655 TGSI_MEMBAR_SHADER_IMAGE |
3656 TGSI_MEMBAR_SHARED));
3657 break;
3658 case ir_intrinsic_memory_barrier_atomic_counter:
3659 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3660 st_src_reg_for_int(TGSI_MEMBAR_ATOMIC_BUFFER));
3661 break;
3662 case ir_intrinsic_memory_barrier_buffer:
3663 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3664 st_src_reg_for_int(TGSI_MEMBAR_SHADER_BUFFER));
3665 break;
3666 case ir_intrinsic_memory_barrier_image:
3667 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3668 st_src_reg_for_int(TGSI_MEMBAR_SHADER_IMAGE));
3669 break;
3670 case ir_intrinsic_memory_barrier_shared:
3671 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3672 st_src_reg_for_int(TGSI_MEMBAR_SHARED));
3673 break;
3674 case ir_intrinsic_group_memory_barrier:
3675 emit_asm(ir, TGSI_OPCODE_MEMBAR, undef_dst,
3676 st_src_reg_for_int(TGSI_MEMBAR_SHADER_BUFFER |
3677 TGSI_MEMBAR_ATOMIC_BUFFER |
3678 TGSI_MEMBAR_SHADER_IMAGE |
3679 TGSI_MEMBAR_SHARED |
3680 TGSI_MEMBAR_THREAD_GROUP));
3681 break;
3682 default:
3683 assert(!"Unexpected memory barrier intrinsic");
3684 }
3685 }
3686
3687 void
3688 glsl_to_tgsi_visitor::visit_shared_intrinsic(ir_call *ir)
3689 {
3690 exec_node *param = ir->actual_parameters.get_head();
3691
3692 ir_rvalue *offset = ((ir_instruction *)param)->as_rvalue();
3693
3694 st_src_reg buffer(PROGRAM_MEMORY, 0, GLSL_TYPE_UINT);
3695
3696 /* Calculate the surface offset */
3697 offset->accept(this);
3698 st_src_reg off = this->result;
3699
3700 st_dst_reg dst = undef_dst;
3701 if (ir->return_deref) {
3702 ir->return_deref->accept(this);
3703 dst = st_dst_reg(this->result);
3704 dst.writemask = (1 << ir->return_deref->type->vector_elements) - 1;
3705 }
3706
3707 glsl_to_tgsi_instruction *inst;
3708
3709 if (ir->callee->intrinsic_id == ir_intrinsic_shared_load) {
3710 inst = emit_asm(ir, TGSI_OPCODE_LOAD, dst, off);
3711 inst->resource = buffer;
3712 } else if (ir->callee->intrinsic_id == ir_intrinsic_shared_store) {
3713 param = param->get_next();
3714 ir_rvalue *val = ((ir_instruction *)param)->as_rvalue();
3715 val->accept(this);
3716
3717 param = param->get_next();
3718 ir_constant *write_mask = ((ir_instruction *)param)->as_constant();
3719 assert(write_mask);
3720 dst.writemask = write_mask->value.u[0];
3721
3722 dst.type = this->result.type;
3723 inst = emit_asm(ir, TGSI_OPCODE_STORE, dst, off, this->result);
3724 inst->resource = buffer;
3725 } else {
3726 param = param->get_next();
3727 ir_rvalue *val = ((ir_instruction *)param)->as_rvalue();
3728 val->accept(this);
3729
3730 st_src_reg data = this->result, data2 = undef_src;
3731 enum tgsi_opcode opcode;
3732 switch (ir->callee->intrinsic_id) {
3733 case ir_intrinsic_shared_atomic_add:
3734 opcode = TGSI_OPCODE_ATOMUADD;
3735 break;
3736 case ir_intrinsic_shared_atomic_min:
3737 opcode = TGSI_OPCODE_ATOMIMIN;
3738 break;
3739 case ir_intrinsic_shared_atomic_max:
3740 opcode = TGSI_OPCODE_ATOMIMAX;
3741 break;
3742 case ir_intrinsic_shared_atomic_and:
3743 opcode = TGSI_OPCODE_ATOMAND;
3744 break;
3745 case ir_intrinsic_shared_atomic_or:
3746 opcode = TGSI_OPCODE_ATOMOR;
3747 break;
3748 case ir_intrinsic_shared_atomic_xor:
3749 opcode = TGSI_OPCODE_ATOMXOR;
3750 break;
3751 case ir_intrinsic_shared_atomic_exchange:
3752 opcode = TGSI_OPCODE_ATOMXCHG;
3753 break;
3754 case ir_intrinsic_shared_atomic_comp_swap:
3755 opcode = TGSI_OPCODE_ATOMCAS;
3756 param = param->get_next();
3757 val = ((ir_instruction *)param)->as_rvalue();
3758 val->accept(this);
3759 data2 = this->result;
3760 break;
3761 default:
3762 assert(!"Unexpected intrinsic");
3763 return;
3764 }
3765
3766 inst = emit_asm(ir, opcode, dst, off, data, data2);
3767 inst->resource = buffer;
3768 }
3769 }
3770
3771 static void
3772 get_image_qualifiers(ir_dereference *ir, const glsl_type **type,
3773 bool *memory_coherent, bool *memory_volatile,
3774 bool *memory_restrict, bool *memory_read_only,
3775 enum pipe_format *image_format)
3776 {
3777
3778 switch (ir->ir_type) {
3779 case ir_type_dereference_record: {
3780 ir_dereference_record *deref_record = ir->as_dereference_record();
3781 const glsl_type *struct_type = deref_record->record->type;
3782 int fild_idx = deref_record->field_idx;
3783
3784 *type = struct_type->fields.structure[fild_idx].type->without_array();
3785 *memory_coherent =
3786 struct_type->fields.structure[fild_idx].memory_coherent;
3787 *memory_volatile =
3788 struct_type->fields.structure[fild_idx].memory_volatile;
3789 *memory_restrict =
3790 struct_type->fields.structure[fild_idx].memory_restrict;
3791 *memory_read_only =
3792 struct_type->fields.structure[fild_idx].memory_read_only;
3793 *image_format =
3794 struct_type->fields.structure[fild_idx].image_format;
3795 break;
3796 }
3797
3798 case ir_type_dereference_array: {
3799 ir_dereference_array *deref_arr = ir->as_dereference_array();
3800 get_image_qualifiers((ir_dereference *)deref_arr->array, type,
3801 memory_coherent, memory_volatile, memory_restrict,
3802 memory_read_only, image_format);
3803 break;
3804 }
3805
3806 case ir_type_dereference_variable: {
3807 ir_variable *var = ir->variable_referenced();
3808
3809 *type = var->type->without_array();
3810 *memory_coherent = var->data.memory_coherent;
3811 *memory_volatile = var->data.memory_volatile;
3812 *memory_restrict = var->data.memory_restrict;
3813 *memory_read_only = var->data.memory_read_only;
3814 *image_format = var->data.image_format;
3815 break;
3816 }
3817
3818 default:
3819 break;
3820 }
3821 }
3822
3823 void
3824 glsl_to_tgsi_visitor::visit_image_intrinsic(ir_call *ir)
3825 {
3826 exec_node *param = ir->actual_parameters.get_head();
3827
3828 ir_dereference *img = (ir_dereference *)param;
3829 const ir_variable *imgvar = img->variable_referenced();
3830 unsigned sampler_array_size = 1, sampler_base = 0;
3831 bool memory_coherent = false, memory_volatile = false,
3832 memory_restrict = false, memory_read_only = false;
3833 enum pipe_format image_format = PIPE_FORMAT_NONE;
3834 const glsl_type *type = NULL;
3835
3836 get_image_qualifiers(img, &type, &memory_coherent, &memory_volatile,
3837 &memory_restrict, &memory_read_only, &image_format);
3838
3839 st_src_reg reladdr;
3840 st_src_reg image(PROGRAM_IMAGE, 0, GLSL_TYPE_UINT);
3841 uint16_t index = 0;
3842 get_deref_offsets(img, &sampler_array_size, &sampler_base,
3843 &index, &reladdr, !imgvar->contains_bindless());
3844
3845 image.index = index;
3846 if (reladdr.file != PROGRAM_UNDEFINED) {
3847 image.reladdr = ralloc(mem_ctx, st_src_reg);
3848 *image.reladdr = reladdr;
3849 emit_arl(ir, sampler_reladdr, reladdr);
3850 }
3851
3852 st_dst_reg dst = undef_dst;
3853 if (ir->return_deref) {
3854 ir->return_deref->accept(this);
3855 dst = st_dst_reg(this->result);
3856 dst.writemask = (1 << ir->return_deref->type->vector_elements) - 1;
3857 }
3858
3859 glsl_to_tgsi_instruction *inst;
3860
3861 st_src_reg bindless;
3862 if (imgvar->contains_bindless()) {
3863 img->accept(this);
3864 bindless = this->result;
3865 }
3866
3867 if (ir->callee->intrinsic_id == ir_intrinsic_image_size) {
3868 dst.writemask = WRITEMASK_XYZ;
3869 inst = emit_asm(ir, TGSI_OPCODE_RESQ, dst);
3870 } else if (ir->callee->intrinsic_id == ir_intrinsic_image_samples) {
3871 st_src_reg res = get_temp(glsl_type::ivec4_type);
3872 st_dst_reg dstres = st_dst_reg(res);
3873 dstres.writemask = WRITEMASK_W;
3874 inst = emit_asm(ir, TGSI_OPCODE_RESQ, dstres);
3875 res.swizzle = SWIZZLE_WWWW;
3876 emit_asm(ir, TGSI_OPCODE_MOV, dst, res);
3877 } else {
3878 st_src_reg arg1 = undef_src, arg2 = undef_src;
3879 st_src_reg coord;
3880 st_dst_reg coord_dst;
3881 coord = get_temp(glsl_type::ivec4_type);
3882 coord_dst = st_dst_reg(coord);
3883 coord_dst.writemask = (1 << type->coordinate_components()) - 1;
3884 param = param->get_next();
3885 ((ir_dereference *)param)->accept(this);
3886 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, this->result);
3887 coord.swizzle = SWIZZLE_XXXX;
3888 switch (type->coordinate_components()) {
3889 case 4: assert(!"unexpected coord count");
3890 /* fallthrough */
3891 case 3: coord.swizzle |= SWIZZLE_Z << 6;
3892 /* fallthrough */
3893 case 2: coord.swizzle |= SWIZZLE_Y << 3;
3894 }
3895
3896 if (type->sampler_dimensionality == GLSL_SAMPLER_DIM_MS) {
3897 param = param->get_next();
3898 ((ir_dereference *)param)->accept(this);
3899 st_src_reg sample = this->result;
3900 sample.swizzle = SWIZZLE_XXXX;
3901 coord_dst.writemask = WRITEMASK_W;
3902 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, sample);
3903 coord.swizzle |= SWIZZLE_W << 9;
3904 }
3905
3906 param = param->get_next();
3907 if (!param->is_tail_sentinel()) {
3908 ((ir_dereference *)param)->accept(this);
3909 arg1 = this->result;
3910 param = param->get_next();
3911 }
3912
3913 if (!param->is_tail_sentinel()) {
3914 ((ir_dereference *)param)->accept(this);
3915 arg2 = this->result;
3916 param = param->get_next();
3917 }
3918
3919 assert(param->is_tail_sentinel());
3920
3921 enum tgsi_opcode opcode;
3922 switch (ir->callee->intrinsic_id) {
3923 case ir_intrinsic_image_load:
3924 opcode = TGSI_OPCODE_LOAD;
3925 break;
3926 case ir_intrinsic_image_store:
3927 opcode = TGSI_OPCODE_STORE;
3928 break;
3929 case ir_intrinsic_image_atomic_add:
3930 opcode = TGSI_OPCODE_ATOMUADD;
3931 break;
3932 case ir_intrinsic_image_atomic_min:
3933 opcode = TGSI_OPCODE_ATOMIMIN;
3934 break;
3935 case ir_intrinsic_image_atomic_max:
3936 opcode = TGSI_OPCODE_ATOMIMAX;
3937 break;
3938 case ir_intrinsic_image_atomic_and:
3939 opcode = TGSI_OPCODE_ATOMAND;
3940 break;
3941 case ir_intrinsic_image_atomic_or:
3942 opcode = TGSI_OPCODE_ATOMOR;
3943 break;
3944 case ir_intrinsic_image_atomic_xor:
3945 opcode = TGSI_OPCODE_ATOMXOR;
3946 break;
3947 case ir_intrinsic_image_atomic_exchange:
3948 opcode = TGSI_OPCODE_ATOMXCHG;
3949 break;
3950 case ir_intrinsic_image_atomic_comp_swap:
3951 opcode = TGSI_OPCODE_ATOMCAS;
3952 break;
3953 case ir_intrinsic_image_atomic_inc_wrap: {
3954 /* There's a bit of disagreement between GLSL and the hardware. The
3955 * hardware wants to wrap after the given wrap value, while GLSL
3956 * wants to wrap at the value. Subtract 1 to make up the difference.
3957 */
3958 st_src_reg wrap = get_temp(glsl_type::uint_type);
3959 emit_asm(ir, TGSI_OPCODE_ADD, st_dst_reg(wrap),
3960 arg1, st_src_reg_for_int(-1));
3961 arg1 = wrap;
3962 opcode = TGSI_OPCODE_ATOMINC_WRAP;
3963 break;
3964 }
3965 case ir_intrinsic_image_atomic_dec_wrap:
3966 opcode = TGSI_OPCODE_ATOMDEC_WRAP;
3967 break;
3968 default:
3969 assert(!"Unexpected intrinsic");
3970 return;
3971 }
3972
3973 inst = emit_asm(ir, opcode, dst, coord, arg1, arg2);
3974 if (opcode == TGSI_OPCODE_STORE)
3975 inst->dst[0].writemask = WRITEMASK_XYZW;
3976 }
3977
3978 if (imgvar->contains_bindless()) {
3979 inst->resource = bindless;
3980 inst->resource.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y,
3981 SWIZZLE_X, SWIZZLE_Y);
3982 } else {
3983 inst->resource = image;
3984 inst->sampler_array_size = sampler_array_size;
3985 inst->sampler_base = sampler_base;
3986 }
3987
3988 inst->tex_target = type->sampler_index();
3989 inst->image_format = image_format;
3990 inst->read_only = memory_read_only;
3991
3992 if (memory_coherent)
3993 inst->buffer_access |= TGSI_MEMORY_COHERENT;
3994 if (memory_restrict)
3995 inst->buffer_access |= TGSI_MEMORY_RESTRICT;
3996 if (memory_volatile)
3997 inst->buffer_access |= TGSI_MEMORY_VOLATILE;
3998 }
3999
4000 void
4001 glsl_to_tgsi_visitor::visit_generic_intrinsic(ir_call *ir, enum tgsi_opcode op)
4002 {
4003 ir->return_deref->accept(this);
4004 st_dst_reg dst = st_dst_reg(this->result);
4005
4006 dst.writemask = u_bit_consecutive(0, ir->return_deref->var->type->vector_elements);
4007
4008 st_src_reg src[4] = { undef_src, undef_src, undef_src, undef_src };
4009 unsigned num_src = 0;
4010 foreach_in_list(ir_rvalue, param, &ir->actual_parameters) {
4011 assert(num_src < ARRAY_SIZE(src));
4012
4013 this->result.file = PROGRAM_UNDEFINED;
4014 param->accept(this);
4015 assert(this->result.file != PROGRAM_UNDEFINED);
4016
4017 src[num_src] = this->result;
4018 num_src++;
4019 }
4020
4021 emit_asm(ir, op, dst, src[0], src[1], src[2], src[3]);
4022 }
4023
4024 void
4025 glsl_to_tgsi_visitor::visit(ir_call *ir)
4026 {
4027 ir_function_signature *sig = ir->callee;
4028
4029 /* Filter out intrinsics */
4030 switch (sig->intrinsic_id) {
4031 case ir_intrinsic_atomic_counter_read:
4032 case ir_intrinsic_atomic_counter_increment:
4033 case ir_intrinsic_atomic_counter_predecrement:
4034 case ir_intrinsic_atomic_counter_add:
4035 case ir_intrinsic_atomic_counter_min:
4036 case ir_intrinsic_atomic_counter_max:
4037 case ir_intrinsic_atomic_counter_and:
4038 case ir_intrinsic_atomic_counter_or:
4039 case ir_intrinsic_atomic_counter_xor:
4040 case ir_intrinsic_atomic_counter_exchange:
4041 case ir_intrinsic_atomic_counter_comp_swap:
4042 visit_atomic_counter_intrinsic(ir);
4043 return;
4044
4045 case ir_intrinsic_ssbo_load:
4046 case ir_intrinsic_ssbo_store:
4047 case ir_intrinsic_ssbo_atomic_add:
4048 case ir_intrinsic_ssbo_atomic_min:
4049 case ir_intrinsic_ssbo_atomic_max:
4050 case ir_intrinsic_ssbo_atomic_and:
4051 case ir_intrinsic_ssbo_atomic_or:
4052 case ir_intrinsic_ssbo_atomic_xor:
4053 case ir_intrinsic_ssbo_atomic_exchange:
4054 case ir_intrinsic_ssbo_atomic_comp_swap:
4055 visit_ssbo_intrinsic(ir);
4056 return;
4057
4058 case ir_intrinsic_memory_barrier:
4059 case ir_intrinsic_memory_barrier_atomic_counter:
4060 case ir_intrinsic_memory_barrier_buffer:
4061 case ir_intrinsic_memory_barrier_image:
4062 case ir_intrinsic_memory_barrier_shared:
4063 case ir_intrinsic_group_memory_barrier:
4064 visit_membar_intrinsic(ir);
4065 return;
4066
4067 case ir_intrinsic_shared_load:
4068 case ir_intrinsic_shared_store:
4069 case ir_intrinsic_shared_atomic_add:
4070 case ir_intrinsic_shared_atomic_min:
4071 case ir_intrinsic_shared_atomic_max:
4072 case ir_intrinsic_shared_atomic_and:
4073 case ir_intrinsic_shared_atomic_or:
4074 case ir_intrinsic_shared_atomic_xor:
4075 case ir_intrinsic_shared_atomic_exchange:
4076 case ir_intrinsic_shared_atomic_comp_swap:
4077 visit_shared_intrinsic(ir);
4078 return;
4079
4080 case ir_intrinsic_image_load:
4081 case ir_intrinsic_image_store:
4082 case ir_intrinsic_image_atomic_add:
4083 case ir_intrinsic_image_atomic_min:
4084 case ir_intrinsic_image_atomic_max:
4085 case ir_intrinsic_image_atomic_and:
4086 case ir_intrinsic_image_atomic_or:
4087 case ir_intrinsic_image_atomic_xor:
4088 case ir_intrinsic_image_atomic_exchange:
4089 case ir_intrinsic_image_atomic_comp_swap:
4090 case ir_intrinsic_image_size:
4091 case ir_intrinsic_image_samples:
4092 case ir_intrinsic_image_atomic_inc_wrap:
4093 case ir_intrinsic_image_atomic_dec_wrap:
4094 visit_image_intrinsic(ir);
4095 return;
4096
4097 case ir_intrinsic_shader_clock:
4098 visit_generic_intrinsic(ir, TGSI_OPCODE_CLOCK);
4099 return;
4100
4101 case ir_intrinsic_vote_all:
4102 visit_generic_intrinsic(ir, TGSI_OPCODE_VOTE_ALL);
4103 return;
4104 case ir_intrinsic_vote_any:
4105 visit_generic_intrinsic(ir, TGSI_OPCODE_VOTE_ANY);
4106 return;
4107 case ir_intrinsic_vote_eq:
4108 visit_generic_intrinsic(ir, TGSI_OPCODE_VOTE_EQ);
4109 return;
4110 case ir_intrinsic_ballot:
4111 visit_generic_intrinsic(ir, TGSI_OPCODE_BALLOT);
4112 return;
4113 case ir_intrinsic_read_first_invocation:
4114 visit_generic_intrinsic(ir, TGSI_OPCODE_READ_FIRST);
4115 return;
4116 case ir_intrinsic_read_invocation:
4117 visit_generic_intrinsic(ir, TGSI_OPCODE_READ_INVOC);
4118 return;
4119
4120 case ir_intrinsic_helper_invocation:
4121 visit_generic_intrinsic(ir, TGSI_OPCODE_READ_HELPER);
4122 return;
4123
4124 case ir_intrinsic_invalid:
4125 case ir_intrinsic_generic_load:
4126 case ir_intrinsic_generic_store:
4127 case ir_intrinsic_generic_atomic_add:
4128 case ir_intrinsic_generic_atomic_and:
4129 case ir_intrinsic_generic_atomic_or:
4130 case ir_intrinsic_generic_atomic_xor:
4131 case ir_intrinsic_generic_atomic_min:
4132 case ir_intrinsic_generic_atomic_max:
4133 case ir_intrinsic_generic_atomic_exchange:
4134 case ir_intrinsic_generic_atomic_comp_swap:
4135 case ir_intrinsic_begin_invocation_interlock:
4136 case ir_intrinsic_end_invocation_interlock:
4137 unreachable("Invalid intrinsic");
4138 }
4139 }
4140
4141 void
4142 glsl_to_tgsi_visitor::calc_deref_offsets(ir_dereference *tail,
4143 unsigned *array_elements,
4144 uint16_t *index,
4145 st_src_reg *indirect,
4146 unsigned *location)
4147 {
4148 switch (tail->ir_type) {
4149 case ir_type_dereference_record: {
4150 ir_dereference_record *deref_record = tail->as_dereference_record();
4151 const glsl_type *struct_type = deref_record->record->type;
4152 int field_index = deref_record->field_idx;
4153
4154 calc_deref_offsets(deref_record->record->as_dereference(), array_elements, index, indirect, location);
4155
4156 assert(field_index >= 0);
4157 *location += struct_type->struct_location_offset(field_index);
4158 break;
4159 }
4160
4161 case ir_type_dereference_array: {
4162 ir_dereference_array *deref_arr = tail->as_dereference_array();
4163
4164 void *mem_ctx = ralloc_parent(deref_arr);
4165 ir_constant *array_index =
4166 deref_arr->array_index->constant_expression_value(mem_ctx);
4167
4168 if (!array_index) {
4169 st_src_reg temp_reg;
4170 st_dst_reg temp_dst;
4171
4172 temp_reg = get_temp(glsl_type::uint_type);
4173 temp_dst = st_dst_reg(temp_reg);
4174 temp_dst.writemask = 1;
4175
4176 deref_arr->array_index->accept(this);
4177 if (*array_elements != 1)
4178 emit_asm(NULL, TGSI_OPCODE_MUL, temp_dst, this->result, st_src_reg_for_int(*array_elements));
4179 else
4180 emit_asm(NULL, TGSI_OPCODE_MOV, temp_dst, this->result);
4181
4182 if (indirect->file == PROGRAM_UNDEFINED)
4183 *indirect = temp_reg;
4184 else {
4185 temp_dst = st_dst_reg(*indirect);
4186 temp_dst.writemask = 1;
4187 emit_asm(NULL, TGSI_OPCODE_ADD, temp_dst, *indirect, temp_reg);
4188 }
4189 } else
4190 *index += array_index->value.u[0] * *array_elements;
4191
4192 *array_elements *= deref_arr->array->type->length;
4193
4194 calc_deref_offsets(deref_arr->array->as_dereference(), array_elements, index, indirect, location);
4195 break;
4196 }
4197 default:
4198 break;
4199 }
4200 }
4201
4202 void
4203 glsl_to_tgsi_visitor::get_deref_offsets(ir_dereference *ir,
4204 unsigned *array_size,
4205 unsigned *base,
4206 uint16_t *index,
4207 st_src_reg *reladdr,
4208 bool opaque)
4209 {
4210 GLuint shader = _mesa_program_enum_to_shader_stage(this->prog->Target);
4211 unsigned location = 0;
4212 ir_variable *var = ir->variable_referenced();
4213
4214 reladdr->reset();
4215
4216 *base = 0;
4217 *array_size = 1;
4218
4219 assert(var);
4220 location = var->data.location;
4221 calc_deref_offsets(ir, array_size, index, reladdr, &location);
4222
4223 /*
4224 * If we end up with no indirect then adjust the base to the index,
4225 * and set the array size to 1.
4226 */
4227 if (reladdr->file == PROGRAM_UNDEFINED) {
4228 *base = *index;
4229 *array_size = 1;
4230 }
4231
4232 if (opaque) {
4233 assert(location != 0xffffffff);
4234 *base += this->shader_program->data->UniformStorage[location].opaque[shader].index;
4235 *index += this->shader_program->data->UniformStorage[location].opaque[shader].index;
4236 }
4237 }
4238
4239 st_src_reg
4240 glsl_to_tgsi_visitor::canonicalize_gather_offset(st_src_reg offset)
4241 {
4242 if (offset.reladdr || offset.reladdr2 ||
4243 offset.has_index2 ||
4244 offset.file == PROGRAM_UNIFORM ||
4245 offset.file == PROGRAM_CONSTANT ||
4246 offset.file == PROGRAM_STATE_VAR) {
4247 st_src_reg tmp = get_temp(glsl_type::ivec2_type);
4248 st_dst_reg tmp_dst = st_dst_reg(tmp);
4249 tmp_dst.writemask = WRITEMASK_XY;
4250 emit_asm(NULL, TGSI_OPCODE_MOV, tmp_dst, offset);
4251 return tmp;
4252 }
4253
4254 return offset;
4255 }
4256
4257 bool
4258 glsl_to_tgsi_visitor::handle_bound_deref(ir_dereference *ir)
4259 {
4260 ir_variable *var = ir->variable_referenced();
4261
4262 if (!var || var->data.mode != ir_var_uniform || var->data.bindless ||
4263 !(ir->type->is_image() || ir->type->is_sampler()))
4264 return false;
4265
4266 /* Convert from bound sampler/image to bindless handle. */
4267 bool is_image = ir->type->is_image();
4268 st_src_reg resource(is_image ? PROGRAM_IMAGE : PROGRAM_SAMPLER, 0, GLSL_TYPE_UINT);
4269 uint16_t index = 0;
4270 unsigned array_size = 1, base = 0;
4271 st_src_reg reladdr;
4272 get_deref_offsets(ir, &array_size, &base, &index, &reladdr, true);
4273
4274 resource.index = index;
4275 if (reladdr.file != PROGRAM_UNDEFINED) {
4276 resource.reladdr = ralloc(mem_ctx, st_src_reg);
4277 *resource.reladdr = reladdr;
4278 emit_arl(ir, sampler_reladdr, reladdr);
4279 }
4280
4281 this->result = get_temp(glsl_type::uvec2_type);
4282 st_dst_reg dst(this->result);
4283 dst.writemask = WRITEMASK_XY;
4284
4285 glsl_to_tgsi_instruction *inst = emit_asm(
4286 ir, is_image ? TGSI_OPCODE_IMG2HND : TGSI_OPCODE_SAMP2HND, dst);
4287
4288 inst->tex_target = ir->type->sampler_index();
4289 inst->resource = resource;
4290 inst->sampler_array_size = array_size;
4291 inst->sampler_base = base;
4292
4293 return true;
4294 }
4295
4296 void
4297 glsl_to_tgsi_visitor::visit(ir_texture *ir)
4298 {
4299 st_src_reg result_src, coord, cube_sc, lod_info, projector, dx, dy;
4300 st_src_reg offset[MAX_GLSL_TEXTURE_OFFSET], sample_index, component;
4301 st_src_reg levels_src, reladdr;
4302 st_dst_reg result_dst, coord_dst, cube_sc_dst;
4303 glsl_to_tgsi_instruction *inst = NULL;
4304 enum tgsi_opcode opcode = TGSI_OPCODE_NOP;
4305 const glsl_type *sampler_type = ir->sampler->type;
4306 unsigned sampler_array_size = 1, sampler_base = 0;
4307 bool is_cube_array = false;
4308 ir_variable *var = ir->sampler->variable_referenced();
4309 unsigned i;
4310
4311 /* if we are a cube array sampler or a cube shadow */
4312 if (sampler_type->sampler_dimensionality == GLSL_SAMPLER_DIM_CUBE) {
4313 is_cube_array = sampler_type->sampler_array;
4314 }
4315
4316 if (ir->coordinate) {
4317 ir->coordinate->accept(this);
4318
4319 /* Put our coords in a temp. We'll need to modify them for shadow,
4320 * projection, or LOD, so the only case we'd use it as-is is if
4321 * we're doing plain old texturing. The optimization passes on
4322 * glsl_to_tgsi_visitor should handle cleaning up our mess in that case.
4323 */
4324 coord = get_temp(glsl_type::vec4_type);
4325 coord_dst = st_dst_reg(coord);
4326 coord_dst.writemask = (1 << ir->coordinate->type->vector_elements) - 1;
4327 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, this->result);
4328 }
4329
4330 if (ir->projector) {
4331 ir->projector->accept(this);
4332 projector = this->result;
4333 }
4334
4335 /* Storage for our result. Ideally for an assignment we'd be using
4336 * the actual storage for the result here, instead.
4337 */
4338 result_src = get_temp(ir->type);
4339 result_dst = st_dst_reg(result_src);
4340 result_dst.writemask = (1 << ir->type->vector_elements) - 1;
4341
4342 switch (ir->op) {
4343 case ir_tex:
4344 opcode = (is_cube_array && ir->shadow_comparator) ? TGSI_OPCODE_TEX2 : TGSI_OPCODE_TEX;
4345 if (ir->offset) {
4346 ir->offset->accept(this);
4347 offset[0] = this->result;
4348 }
4349 break;
4350 case ir_txb:
4351 if (is_cube_array ||
4352 (sampler_type->sampler_shadow && sampler_type->coordinate_components() >= 3)) {
4353 opcode = TGSI_OPCODE_TXB2;
4354 }
4355 else {
4356 opcode = TGSI_OPCODE_TXB;
4357 }
4358 ir->lod_info.bias->accept(this);
4359 lod_info = this->result;
4360 if (ir->offset) {
4361 ir->offset->accept(this);
4362 offset[0] = this->result;
4363 }
4364 break;
4365 case ir_txl:
4366 if (this->has_tex_txf_lz && ir->lod_info.lod->is_zero()) {
4367 opcode = TGSI_OPCODE_TEX_LZ;
4368 } else {
4369 opcode = (is_cube_array || (sampler_type->sampler_shadow && sampler_type->coordinate_components() >= 3)) ? TGSI_OPCODE_TXL2 : TGSI_OPCODE_TXL;
4370 ir->lod_info.lod->accept(this);
4371 lod_info = this->result;
4372 }
4373 if (ir->offset) {
4374 ir->offset->accept(this);
4375 offset[0] = this->result;
4376 }
4377 break;
4378 case ir_txd:
4379 opcode = TGSI_OPCODE_TXD;
4380 ir->lod_info.grad.dPdx->accept(this);
4381 dx = this->result;
4382 ir->lod_info.grad.dPdy->accept(this);
4383 dy = this->result;
4384 if (ir->offset) {
4385 ir->offset->accept(this);
4386 offset[0] = this->result;
4387 }
4388 break;
4389 case ir_txs:
4390 opcode = TGSI_OPCODE_TXQ;
4391 ir->lod_info.lod->accept(this);
4392 lod_info = this->result;
4393 break;
4394 case ir_query_levels:
4395 opcode = TGSI_OPCODE_TXQ;
4396 lod_info = undef_src;
4397 levels_src = get_temp(ir->type);
4398 break;
4399 case ir_txf:
4400 if (this->has_tex_txf_lz && ir->lod_info.lod->is_zero()) {
4401 opcode = TGSI_OPCODE_TXF_LZ;
4402 } else {
4403 opcode = TGSI_OPCODE_TXF;
4404 ir->lod_info.lod->accept(this);
4405 lod_info = this->result;
4406 }
4407 if (ir->offset) {
4408 ir->offset->accept(this);
4409 offset[0] = this->result;
4410 }
4411 break;
4412 case ir_txf_ms:
4413 opcode = TGSI_OPCODE_TXF;
4414 ir->lod_info.sample_index->accept(this);
4415 sample_index = this->result;
4416 break;
4417 case ir_tg4:
4418 opcode = TGSI_OPCODE_TG4;
4419 ir->lod_info.component->accept(this);
4420 component = this->result;
4421 if (ir->offset) {
4422 ir->offset->accept(this);
4423 if (ir->offset->type->is_array()) {
4424 const glsl_type *elt_type = ir->offset->type->fields.array;
4425 for (i = 0; i < ir->offset->type->length; i++) {
4426 offset[i] = this->result;
4427 offset[i].index += i * type_size(elt_type);
4428 offset[i].type = elt_type->base_type;
4429 offset[i].swizzle = swizzle_for_size(elt_type->vector_elements);
4430 offset[i] = canonicalize_gather_offset(offset[i]);
4431 }
4432 } else {
4433 offset[0] = canonicalize_gather_offset(this->result);
4434 }
4435 }
4436 break;
4437 case ir_lod:
4438 opcode = TGSI_OPCODE_LODQ;
4439 break;
4440 case ir_texture_samples:
4441 opcode = TGSI_OPCODE_TXQS;
4442 break;
4443 case ir_samples_identical:
4444 unreachable("Unexpected ir_samples_identical opcode");
4445 }
4446
4447 if (ir->projector) {
4448 if (opcode == TGSI_OPCODE_TEX) {
4449 /* Slot the projector in as the last component of the coord. */
4450 coord_dst.writemask = WRITEMASK_W;
4451 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, projector);
4452 coord_dst.writemask = WRITEMASK_XYZW;
4453 opcode = TGSI_OPCODE_TXP;
4454 } else {
4455 st_src_reg coord_w = coord;
4456 coord_w.swizzle = SWIZZLE_WWWW;
4457
4458 /* For the other TEX opcodes there's no projective version
4459 * since the last slot is taken up by LOD info. Do the
4460 * projective divide now.
4461 */
4462 coord_dst.writemask = WRITEMASK_W;
4463 emit_asm(ir, TGSI_OPCODE_RCP, coord_dst, projector);
4464
4465 /* In the case where we have to project the coordinates "by hand,"
4466 * the shadow comparator value must also be projected.
4467 */
4468 st_src_reg tmp_src = coord;
4469 if (ir->shadow_comparator) {
4470 /* Slot the shadow value in as the second to last component of the
4471 * coord.
4472 */
4473 ir->shadow_comparator->accept(this);
4474
4475 tmp_src = get_temp(glsl_type::vec4_type);
4476 st_dst_reg tmp_dst = st_dst_reg(tmp_src);
4477
4478 /* Projective division not allowed for array samplers. */
4479 assert(!sampler_type->sampler_array);
4480
4481 tmp_dst.writemask = WRITEMASK_Z;
4482 emit_asm(ir, TGSI_OPCODE_MOV, tmp_dst, this->result);
4483
4484 tmp_dst.writemask = WRITEMASK_XY;
4485 emit_asm(ir, TGSI_OPCODE_MOV, tmp_dst, coord);
4486 }
4487
4488 coord_dst.writemask = WRITEMASK_XYZ;
4489 emit_asm(ir, TGSI_OPCODE_MUL, coord_dst, tmp_src, coord_w);
4490
4491 coord_dst.writemask = WRITEMASK_XYZW;
4492 coord.swizzle = SWIZZLE_XYZW;
4493 }
4494 }
4495
4496 /* If projection is done and the opcode is not TGSI_OPCODE_TXP, then the
4497 * shadow comparator was put in the correct place (and projected) by the
4498 * code, above, that handles by-hand projection.
4499 */
4500 if (ir->shadow_comparator && (!ir->projector || opcode == TGSI_OPCODE_TXP)) {
4501 /* Slot the shadow value in as the second to last component of the
4502 * coord.
4503 */
4504 ir->shadow_comparator->accept(this);
4505
4506 if (is_cube_array) {
4507 if (lod_info.file != PROGRAM_UNDEFINED) {
4508 // If we have both a cube array *and* a bias/lod, stick the
4509 // comparator into the .Y of the second argument.
4510 st_src_reg tmp = get_temp(glsl_type::vec2_type);
4511 cube_sc_dst = st_dst_reg(tmp);
4512 cube_sc_dst.writemask = WRITEMASK_X;
4513 emit_asm(ir, TGSI_OPCODE_MOV, cube_sc_dst, lod_info);
4514 lod_info = tmp;
4515 cube_sc_dst.writemask = WRITEMASK_Y;
4516 } else {
4517 cube_sc = get_temp(glsl_type::float_type);
4518 cube_sc_dst = st_dst_reg(cube_sc);
4519 cube_sc_dst.writemask = WRITEMASK_X;
4520 }
4521 emit_asm(ir, TGSI_OPCODE_MOV, cube_sc_dst, this->result);
4522 }
4523 else {
4524 if ((sampler_type->sampler_dimensionality == GLSL_SAMPLER_DIM_2D &&
4525 sampler_type->sampler_array) ||
4526 sampler_type->sampler_dimensionality == GLSL_SAMPLER_DIM_CUBE) {
4527 coord_dst.writemask = WRITEMASK_W;
4528 } else {
4529 coord_dst.writemask = WRITEMASK_Z;
4530 }
4531 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, this->result);
4532 coord_dst.writemask = WRITEMASK_XYZW;
4533 }
4534 }
4535
4536 if (ir->op == ir_txf_ms) {
4537 coord_dst.writemask = WRITEMASK_W;
4538 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, sample_index);
4539 coord_dst.writemask = WRITEMASK_XYZW;
4540 } else if (opcode == TGSI_OPCODE_TXL || opcode == TGSI_OPCODE_TXB ||
4541 opcode == TGSI_OPCODE_TXF) {
4542 /* TGSI stores LOD or LOD bias in the last channel of the coords. */
4543 coord_dst.writemask = WRITEMASK_W;
4544 emit_asm(ir, TGSI_OPCODE_MOV, coord_dst, lod_info);
4545 coord_dst.writemask = WRITEMASK_XYZW;
4546 }
4547
4548 st_src_reg sampler(PROGRAM_SAMPLER, 0, GLSL_TYPE_UINT);
4549
4550 uint16_t index = 0;
4551 get_deref_offsets(ir->sampler, &sampler_array_size, &sampler_base,
4552 &index, &reladdr, !var->contains_bindless());
4553
4554 sampler.index = index;
4555 if (reladdr.file != PROGRAM_UNDEFINED) {
4556 sampler.reladdr = ralloc(mem_ctx, st_src_reg);
4557 *sampler.reladdr = reladdr;
4558 emit_arl(ir, sampler_reladdr, reladdr);
4559 }
4560
4561 st_src_reg bindless;
4562 if (var->contains_bindless()) {
4563 ir->sampler->accept(this);
4564 bindless = this->result;
4565 }
4566
4567 if (opcode == TGSI_OPCODE_TXD)
4568 inst = emit_asm(ir, opcode, result_dst, coord, dx, dy);
4569 else if (opcode == TGSI_OPCODE_TXQ) {
4570 if (ir->op == ir_query_levels) {
4571 /* the level is stored in W */
4572 inst = emit_asm(ir, opcode, st_dst_reg(levels_src), lod_info);
4573 result_dst.writemask = WRITEMASK_X;
4574 levels_src.swizzle = SWIZZLE_WWWW;
4575 emit_asm(ir, TGSI_OPCODE_MOV, result_dst, levels_src);
4576 } else
4577 inst = emit_asm(ir, opcode, result_dst, lod_info);
4578 } else if (opcode == TGSI_OPCODE_TXQS) {
4579 inst = emit_asm(ir, opcode, result_dst);
4580 } else if (opcode == TGSI_OPCODE_TXL2 || opcode == TGSI_OPCODE_TXB2) {
4581 inst = emit_asm(ir, opcode, result_dst, coord, lod_info);
4582 } else if (opcode == TGSI_OPCODE_TEX2) {
4583 inst = emit_asm(ir, opcode, result_dst, coord, cube_sc);
4584 } else if (opcode == TGSI_OPCODE_TG4) {
4585 if (is_cube_array && ir->shadow_comparator) {
4586 inst = emit_asm(ir, opcode, result_dst, coord, cube_sc);
4587 } else {
4588 if (this->tg4_component_in_swizzle) {
4589 inst = emit_asm(ir, opcode, result_dst, coord);
4590 int idx = 0;
4591 foreach_in_list(immediate_storage, entry, &this->immediates) {
4592 if (component.index == idx) {
4593 gl_constant_value value = entry->values[component.swizzle];
4594 inst->gather_component = value.i;
4595 break;
4596 }
4597 idx++;
4598 }
4599 } else {
4600 inst = emit_asm(ir, opcode, result_dst, coord, component);
4601 }
4602 }
4603 } else
4604 inst = emit_asm(ir, opcode, result_dst, coord);
4605
4606 if (ir->shadow_comparator)
4607 inst->tex_shadow = GL_TRUE;
4608
4609 if (var->contains_bindless()) {
4610 inst->resource = bindless;
4611 inst->resource.swizzle = MAKE_SWIZZLE4(SWIZZLE_X, SWIZZLE_Y,
4612 SWIZZLE_X, SWIZZLE_Y);
4613 } else {
4614 inst->resource = sampler;
4615 inst->sampler_array_size = sampler_array_size;
4616 inst->sampler_base = sampler_base;
4617 }
4618
4619 if (ir->offset) {
4620 if (!inst->tex_offsets)
4621 inst->tex_offsets = rzalloc_array(inst, st_src_reg,
4622 MAX_GLSL_TEXTURE_OFFSET);
4623
4624 for (i = 0; i < MAX_GLSL_TEXTURE_OFFSET &&
4625 offset[i].file != PROGRAM_UNDEFINED; i++)
4626 inst->tex_offsets[i] = offset[i];
4627 inst->tex_offset_num_offset = i;
4628 }
4629
4630 inst->tex_target = sampler_type->sampler_index();
4631 inst->tex_type = ir->type->base_type;
4632
4633 this->result = result_src;
4634 }
4635
4636 void
4637 glsl_to_tgsi_visitor::visit(ir_return *ir)
4638 {
4639 assert(!ir->get_value());
4640
4641 emit_asm(ir, TGSI_OPCODE_RET);
4642 }
4643
4644 void
4645 glsl_to_tgsi_visitor::visit(ir_discard *ir)
4646 {
4647 if (ir->condition) {
4648 ir->condition->accept(this);
4649 st_src_reg condition = this->result;
4650
4651 /* Convert the bool condition to a float so we can negate. */
4652 if (native_integers) {
4653 st_src_reg temp = get_temp(ir->condition->type);
4654 emit_asm(ir, TGSI_OPCODE_AND, st_dst_reg(temp),
4655 condition, st_src_reg_for_float(1.0));
4656 condition = temp;
4657 }
4658
4659 condition.negate = ~condition.negate;
4660 emit_asm(ir, TGSI_OPCODE_KILL_IF, undef_dst, condition);
4661 } else {
4662 /* unconditional kil */
4663 emit_asm(ir, TGSI_OPCODE_KILL);
4664 }
4665 }
4666
4667 void
4668 glsl_to_tgsi_visitor::visit(ir_demote *ir)
4669 {
4670 emit_asm(ir, TGSI_OPCODE_DEMOTE);
4671 }
4672
4673 void
4674 glsl_to_tgsi_visitor::visit(ir_if *ir)
4675 {
4676 enum tgsi_opcode if_opcode;
4677 glsl_to_tgsi_instruction *if_inst;
4678
4679 ir->condition->accept(this);
4680 assert(this->result.file != PROGRAM_UNDEFINED);
4681
4682 if_opcode = native_integers ? TGSI_OPCODE_UIF : TGSI_OPCODE_IF;
4683
4684 if_inst = emit_asm(ir->condition, if_opcode, undef_dst, this->result);
4685
4686 this->instructions.push_tail(if_inst);
4687
4688 visit_exec_list(&ir->then_instructions, this);
4689
4690 if (!ir->else_instructions.is_empty()) {
4691 emit_asm(ir->condition, TGSI_OPCODE_ELSE);
4692 visit_exec_list(&ir->else_instructions, this);
4693 }
4694
4695 if_inst = emit_asm(ir->condition, TGSI_OPCODE_ENDIF);
4696 }
4697
4698
4699 void
4700 glsl_to_tgsi_visitor::visit(ir_emit_vertex *ir)
4701 {
4702 assert(this->prog->Target == GL_GEOMETRY_PROGRAM_NV);
4703
4704 ir->stream->accept(this);
4705 emit_asm(ir, TGSI_OPCODE_EMIT, undef_dst, this->result);
4706 }
4707
4708 void
4709 glsl_to_tgsi_visitor::visit(ir_end_primitive *ir)
4710 {
4711 assert(this->prog->Target == GL_GEOMETRY_PROGRAM_NV);
4712
4713 ir->stream->accept(this);
4714 emit_asm(ir, TGSI_OPCODE_ENDPRIM, undef_dst, this->result);
4715 }
4716
4717 void
4718 glsl_to_tgsi_visitor::visit(ir_barrier *ir)
4719 {
4720 assert(this->prog->Target == GL_TESS_CONTROL_PROGRAM_NV ||
4721 this->prog->Target == GL_COMPUTE_PROGRAM_NV);
4722
4723 emit_asm(ir, TGSI_OPCODE_BARRIER);
4724 }
4725
4726 glsl_to_tgsi_visitor::glsl_to_tgsi_visitor()
4727 {
4728 STATIC_ASSERT(sizeof(samplers_used) * 8 >= PIPE_MAX_SAMPLERS);
4729
4730 result.file = PROGRAM_UNDEFINED;
4731 next_temp = 1;
4732 array_sizes = NULL;
4733 max_num_arrays = 0;
4734 next_array = 0;
4735 num_inputs = 0;
4736 num_outputs = 0;
4737 num_input_arrays = 0;
4738 num_output_arrays = 0;
4739 num_atomics = 0;
4740 num_atomic_arrays = 0;
4741 num_immediates = 0;
4742 num_address_regs = 0;
4743 samplers_used = 0;
4744 images_used = 0;
4745 indirect_addr_consts = false;
4746 wpos_transform_const = -1;
4747 native_integers = false;
4748 mem_ctx = ralloc_context(NULL);
4749 ctx = NULL;
4750 prog = NULL;
4751 precise = 0;
4752 need_uarl = false;
4753 tg4_component_in_swizzle = false;
4754 shader_program = NULL;
4755 shader = NULL;
4756 options = NULL;
4757 have_sqrt = false;
4758 have_fma = false;
4759 use_shared_memory = false;
4760 has_tex_txf_lz = false;
4761 variables = NULL;
4762 }
4763
4764 static void var_destroy(struct hash_entry *entry)
4765 {
4766 variable_storage *storage = (variable_storage *)entry->data;
4767
4768 delete storage;
4769 }
4770
4771 glsl_to_tgsi_visitor::~glsl_to_tgsi_visitor()
4772 {
4773 _mesa_hash_table_destroy(variables, var_destroy);
4774 free(array_sizes);
4775 ralloc_free(mem_ctx);
4776 }
4777
4778 extern "C" void free_glsl_to_tgsi_visitor(glsl_to_tgsi_visitor *v)
4779 {
4780 delete v;
4781 }
4782
4783
4784 /**
4785 * Count resources used by the given gpu program (number of texture
4786 * samplers, etc).
4787 */
4788 static void
4789 count_resources(glsl_to_tgsi_visitor *v, gl_program *prog)
4790 {
4791 v->samplers_used = 0;
4792 v->images_used = 0;
4793 prog->info.textures_used_by_txf = 0;
4794
4795 foreach_in_list(glsl_to_tgsi_instruction, inst, &v->instructions) {
4796 if (inst->info->is_tex) {
4797 for (int i = 0; i < inst->sampler_array_size; i++) {
4798 unsigned idx = inst->sampler_base + i;
4799 v->samplers_used |= 1u << idx;
4800
4801 debug_assert(idx < (int)ARRAY_SIZE(v->sampler_types));
4802 v->sampler_types[idx] = inst->tex_type;
4803 v->sampler_targets[idx] =
4804 st_translate_texture_target(inst->tex_target, inst->tex_shadow);
4805
4806 if (inst->op == TGSI_OPCODE_TXF || inst->op == TGSI_OPCODE_TXF_LZ) {
4807 prog->info.textures_used_by_txf |= 1u << idx;
4808 }
4809 }
4810 }
4811
4812 if (inst->tex_target == TEXTURE_EXTERNAL_INDEX)
4813 prog->ExternalSamplersUsed |= 1 << inst->resource.index;
4814
4815 if (inst->resource.file != PROGRAM_UNDEFINED && (
4816 is_resource_instruction(inst->op) ||
4817 inst->op == TGSI_OPCODE_STORE)) {
4818 if (inst->resource.file == PROGRAM_MEMORY) {
4819 v->use_shared_memory = true;
4820 } else if (inst->resource.file == PROGRAM_IMAGE) {
4821 for (int i = 0; i < inst->sampler_array_size; i++) {
4822 unsigned idx = inst->sampler_base + i;
4823 v->images_used |= 1 << idx;
4824 v->image_targets[idx] =
4825 st_translate_texture_target(inst->tex_target, false);
4826 v->image_formats[idx] = inst->image_format;
4827 v->image_wr[idx] = !inst->read_only;
4828 }
4829 }
4830 }
4831 }
4832 prog->SamplersUsed = v->samplers_used;
4833
4834 if (v->shader_program != NULL)
4835 _mesa_update_shader_textures_used(v->shader_program, prog);
4836 }
4837
4838 /**
4839 * Returns the mask of channels (bitmask of WRITEMASK_X,Y,Z,W) which
4840 * are read from the given src in this instruction
4841 */
4842 static int
4843 get_src_arg_mask(st_dst_reg dst, st_src_reg src)
4844 {
4845 int read_mask = 0, comp;
4846
4847 /* Now, given the src swizzle and the written channels, find which
4848 * components are actually read
4849 */
4850 for (comp = 0; comp < 4; ++comp) {
4851 const unsigned coord = GET_SWZ(src.swizzle, comp);
4852 assert(coord < 4);
4853 if (dst.writemask & (1 << comp) && coord <= SWIZZLE_W)
4854 read_mask |= 1 << coord;
4855 }
4856
4857 return read_mask;
4858 }
4859
4860 /**
4861 * This pass replaces CMP T0, T1 T2 T0 with MOV T0, T2 when the CMP
4862 * instruction is the first instruction to write to register T0. There are
4863 * several lowering passes done in GLSL IR (e.g. branches and
4864 * relative addressing) that create a large number of conditional assignments
4865 * that ir_to_mesa converts to CMP instructions like the one mentioned above.
4866 *
4867 * Here is why this conversion is safe:
4868 * CMP T0, T1 T2 T0 can be expanded to:
4869 * if (T1 < 0.0)
4870 * MOV T0, T2;
4871 * else
4872 * MOV T0, T0;
4873 *
4874 * If (T1 < 0.0) evaluates to true then our replacement MOV T0, T2 is the same
4875 * as the original program. If (T1 < 0.0) evaluates to false, executing
4876 * MOV T0, T0 will store a garbage value in T0 since T0 is uninitialized.
4877 * Therefore, it doesn't matter that we are replacing MOV T0, T0 with MOV T0, T2
4878 * because any instruction that was going to read from T0 after this was going
4879 * to read a garbage value anyway.
4880 */
4881 void
4882 glsl_to_tgsi_visitor::simplify_cmp(void)
4883 {
4884 int tempWritesSize = 0;
4885 unsigned *tempWrites = NULL;
4886 unsigned outputWrites[VARYING_SLOT_TESS_MAX];
4887
4888 memset(outputWrites, 0, sizeof(outputWrites));
4889
4890 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
4891 unsigned prevWriteMask = 0;
4892
4893 /* Give up if we encounter relative addressing or flow control. */
4894 if (inst->dst[0].reladdr || inst->dst[0].reladdr2 ||
4895 inst->dst[1].reladdr || inst->dst[1].reladdr2 ||
4896 inst->info->is_branch ||
4897 inst->op == TGSI_OPCODE_CONT ||
4898 inst->op == TGSI_OPCODE_END ||
4899 inst->op == TGSI_OPCODE_RET) {
4900 break;
4901 }
4902
4903 if (inst->dst[0].file == PROGRAM_OUTPUT) {
4904 assert(inst->dst[0].index < (signed)ARRAY_SIZE(outputWrites));
4905 prevWriteMask = outputWrites[inst->dst[0].index];
4906 outputWrites[inst->dst[0].index] |= inst->dst[0].writemask;
4907 } else if (inst->dst[0].file == PROGRAM_TEMPORARY) {
4908 if (inst->dst[0].index >= tempWritesSize) {
4909 const int inc = 4096;
4910
4911 tempWrites = (unsigned*)
4912 realloc(tempWrites,
4913 (tempWritesSize + inc) * sizeof(unsigned));
4914 if (!tempWrites)
4915 return;
4916
4917 memset(tempWrites + tempWritesSize, 0, inc * sizeof(unsigned));
4918 tempWritesSize += inc;
4919 }
4920
4921 prevWriteMask = tempWrites[inst->dst[0].index];
4922 tempWrites[inst->dst[0].index] |= inst->dst[0].writemask;
4923 } else
4924 continue;
4925
4926 /* For a CMP to be considered a conditional write, the destination
4927 * register and source register two must be the same. */
4928 if (inst->op == TGSI_OPCODE_CMP
4929 && !(inst->dst[0].writemask & prevWriteMask)
4930 && inst->src[2].file == inst->dst[0].file
4931 && inst->src[2].index == inst->dst[0].index
4932 && inst->dst[0].writemask ==
4933 get_src_arg_mask(inst->dst[0], inst->src[2])) {
4934
4935 inst->op = TGSI_OPCODE_MOV;
4936 inst->info = tgsi_get_opcode_info(inst->op);
4937 inst->src[0] = inst->src[1];
4938 }
4939 }
4940
4941 free(tempWrites);
4942 }
4943
4944 static void
4945 rename_temp_handle_src(struct rename_reg_pair *renames, st_src_reg *src)
4946 {
4947 if (src && src->file == PROGRAM_TEMPORARY) {
4948 int old_idx = src->index;
4949 if (renames[old_idx].valid)
4950 src->index = renames[old_idx].new_reg;
4951 }
4952 }
4953
4954 /* Replaces all references to a temporary register index with another index. */
4955 void
4956 glsl_to_tgsi_visitor::rename_temp_registers(struct rename_reg_pair *renames)
4957 {
4958 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
4959 unsigned j;
4960 for (j = 0; j < num_inst_src_regs(inst); j++) {
4961 rename_temp_handle_src(renames, &inst->src[j]);
4962 rename_temp_handle_src(renames, inst->src[j].reladdr);
4963 rename_temp_handle_src(renames, inst->src[j].reladdr2);
4964 }
4965
4966 for (j = 0; j < inst->tex_offset_num_offset; j++) {
4967 rename_temp_handle_src(renames, &inst->tex_offsets[j]);
4968 rename_temp_handle_src(renames, inst->tex_offsets[j].reladdr);
4969 rename_temp_handle_src(renames, inst->tex_offsets[j].reladdr2);
4970 }
4971
4972 rename_temp_handle_src(renames, &inst->resource);
4973 rename_temp_handle_src(renames, inst->resource.reladdr);
4974 rename_temp_handle_src(renames, inst->resource.reladdr2);
4975
4976 for (j = 0; j < num_inst_dst_regs(inst); j++) {
4977 if (inst->dst[j].file == PROGRAM_TEMPORARY) {
4978 int old_idx = inst->dst[j].index;
4979 if (renames[old_idx].valid)
4980 inst->dst[j].index = renames[old_idx].new_reg;
4981 }
4982 rename_temp_handle_src(renames, inst->dst[j].reladdr);
4983 rename_temp_handle_src(renames, inst->dst[j].reladdr2);
4984 }
4985 }
4986 }
4987
4988 void
4989 glsl_to_tgsi_visitor::get_first_temp_write(int *first_writes)
4990 {
4991 int depth = 0; /* loop depth */
4992 int loop_start = -1; /* index of the first active BGNLOOP (if any) */
4993 unsigned i = 0, j;
4994
4995 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
4996 for (j = 0; j < num_inst_dst_regs(inst); j++) {
4997 if (inst->dst[j].file == PROGRAM_TEMPORARY) {
4998 if (first_writes[inst->dst[j].index] == -1)
4999 first_writes[inst->dst[j].index] = (depth == 0) ? i : loop_start;
5000 }
5001 }
5002
5003 if (inst->op == TGSI_OPCODE_BGNLOOP) {
5004 if (depth++ == 0)
5005 loop_start = i;
5006 } else if (inst->op == TGSI_OPCODE_ENDLOOP) {
5007 if (--depth == 0)
5008 loop_start = -1;
5009 }
5010 assert(depth >= 0);
5011 i++;
5012 }
5013 }
5014
5015 void
5016 glsl_to_tgsi_visitor::get_first_temp_read(int *first_reads)
5017 {
5018 int depth = 0; /* loop depth */
5019 int loop_start = -1; /* index of the first active BGNLOOP (if any) */
5020 unsigned i = 0, j;
5021
5022 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5023 for (j = 0; j < num_inst_src_regs(inst); j++) {
5024 if (inst->src[j].file == PROGRAM_TEMPORARY) {
5025 if (first_reads[inst->src[j].index] == -1)
5026 first_reads[inst->src[j].index] = (depth == 0) ? i : loop_start;
5027 }
5028 }
5029 for (j = 0; j < inst->tex_offset_num_offset; j++) {
5030 if (inst->tex_offsets[j].file == PROGRAM_TEMPORARY) {
5031 if (first_reads[inst->tex_offsets[j].index] == -1)
5032 first_reads[inst->tex_offsets[j].index] = (depth == 0) ? i : loop_start;
5033 }
5034 }
5035 if (inst->op == TGSI_OPCODE_BGNLOOP) {
5036 if (depth++ == 0)
5037 loop_start = i;
5038 } else if (inst->op == TGSI_OPCODE_ENDLOOP) {
5039 if (--depth == 0)
5040 loop_start = -1;
5041 }
5042 assert(depth >= 0);
5043 i++;
5044 }
5045 }
5046
5047 void
5048 glsl_to_tgsi_visitor::get_last_temp_read_first_temp_write(int *last_reads, int *first_writes)
5049 {
5050 int depth = 0; /* loop depth */
5051 int loop_start = -1; /* index of the first active BGNLOOP (if any) */
5052 unsigned i = 0, j;
5053 int k;
5054 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5055 for (j = 0; j < num_inst_src_regs(inst); j++) {
5056 if (inst->src[j].file == PROGRAM_TEMPORARY)
5057 last_reads[inst->src[j].index] = (depth == 0) ? i : -2;
5058 }
5059 for (j = 0; j < num_inst_dst_regs(inst); j++) {
5060 if (inst->dst[j].file == PROGRAM_TEMPORARY) {
5061 if (first_writes[inst->dst[j].index] == -1)
5062 first_writes[inst->dst[j].index] = (depth == 0) ? i : loop_start;
5063 last_reads[inst->dst[j].index] = (depth == 0) ? i : -2;
5064 }
5065 }
5066 for (j = 0; j < inst->tex_offset_num_offset; j++) {
5067 if (inst->tex_offsets[j].file == PROGRAM_TEMPORARY)
5068 last_reads[inst->tex_offsets[j].index] = (depth == 0) ? i : -2;
5069 }
5070 if (inst->op == TGSI_OPCODE_BGNLOOP) {
5071 if (depth++ == 0)
5072 loop_start = i;
5073 } else if (inst->op == TGSI_OPCODE_ENDLOOP) {
5074 if (--depth == 0) {
5075 loop_start = -1;
5076 for (k = 0; k < this->next_temp; k++) {
5077 if (last_reads[k] == -2) {
5078 last_reads[k] = i;
5079 }
5080 }
5081 }
5082 }
5083 assert(depth >= 0);
5084 i++;
5085 }
5086 }
5087
5088 void
5089 glsl_to_tgsi_visitor::get_last_temp_write(int *last_writes)
5090 {
5091 int depth = 0; /* loop depth */
5092 int i = 0, k;
5093 unsigned j;
5094
5095 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5096 for (j = 0; j < num_inst_dst_regs(inst); j++) {
5097 if (inst->dst[j].file == PROGRAM_TEMPORARY)
5098 last_writes[inst->dst[j].index] = (depth == 0) ? i : -2;
5099 }
5100
5101 if (inst->op == TGSI_OPCODE_BGNLOOP)
5102 depth++;
5103 else if (inst->op == TGSI_OPCODE_ENDLOOP)
5104 if (--depth == 0) {
5105 for (k = 0; k < this->next_temp; k++) {
5106 if (last_writes[k] == -2) {
5107 last_writes[k] = i;
5108 }
5109 }
5110 }
5111 assert(depth >= 0);
5112 i++;
5113 }
5114 }
5115
5116 /*
5117 * On a basic block basis, tracks available PROGRAM_TEMPORARY register
5118 * channels for copy propagation and updates following instructions to
5119 * use the original versions.
5120 *
5121 * The glsl_to_tgsi_visitor lazily produces code assuming that this pass
5122 * will occur. As an example, a TXP production before this pass:
5123 *
5124 * 0: MOV TEMP[1], INPUT[4].xyyy;
5125 * 1: MOV TEMP[1].w, INPUT[4].wwww;
5126 * 2: TXP TEMP[2], TEMP[1], texture[0], 2D;
5127 *
5128 * and after:
5129 *
5130 * 0: MOV TEMP[1], INPUT[4].xyyy;
5131 * 1: MOV TEMP[1].w, INPUT[4].wwww;
5132 * 2: TXP TEMP[2], INPUT[4].xyyw, texture[0], 2D;
5133 *
5134 * which allows for dead code elimination on TEMP[1]'s writes.
5135 */
5136 void
5137 glsl_to_tgsi_visitor::copy_propagate(void)
5138 {
5139 glsl_to_tgsi_instruction **acp = rzalloc_array(mem_ctx,
5140 glsl_to_tgsi_instruction *,
5141 this->next_temp * 4);
5142 int *acp_level = rzalloc_array(mem_ctx, int, this->next_temp * 4);
5143 int level = 0;
5144
5145 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5146 assert(inst->dst[0].file != PROGRAM_TEMPORARY
5147 || inst->dst[0].index < this->next_temp);
5148
5149 /* First, do any copy propagation possible into the src regs. */
5150 for (int r = 0; r < 3; r++) {
5151 glsl_to_tgsi_instruction *first = NULL;
5152 bool good = true;
5153 int acp_base = inst->src[r].index * 4;
5154
5155 if (inst->src[r].file != PROGRAM_TEMPORARY ||
5156 inst->src[r].reladdr ||
5157 inst->src[r].reladdr2)
5158 continue;
5159
5160 /* See if we can find entries in the ACP consisting of MOVs
5161 * from the same src register for all the swizzled channels
5162 * of this src register reference.
5163 */
5164 for (int i = 0; i < 4; i++) {
5165 int src_chan = GET_SWZ(inst->src[r].swizzle, i);
5166 glsl_to_tgsi_instruction *copy_chan = acp[acp_base + src_chan];
5167
5168 if (!copy_chan) {
5169 good = false;
5170 break;
5171 }
5172
5173 assert(acp_level[acp_base + src_chan] <= level);
5174
5175 if (!first) {
5176 first = copy_chan;
5177 } else {
5178 if (first->src[0].file != copy_chan->src[0].file ||
5179 first->src[0].index != copy_chan->src[0].index ||
5180 first->src[0].double_reg2 != copy_chan->src[0].double_reg2 ||
5181 first->src[0].index2D != copy_chan->src[0].index2D) {
5182 good = false;
5183 break;
5184 }
5185 }
5186 }
5187
5188 if (good) {
5189 /* We've now validated that we can copy-propagate to
5190 * replace this src register reference. Do it.
5191 */
5192 inst->src[r].file = first->src[0].file;
5193 inst->src[r].index = first->src[0].index;
5194 inst->src[r].index2D = first->src[0].index2D;
5195 inst->src[r].has_index2 = first->src[0].has_index2;
5196 inst->src[r].double_reg2 = first->src[0].double_reg2;
5197 inst->src[r].array_id = first->src[0].array_id;
5198
5199 int swizzle = 0;
5200 for (int i = 0; i < 4; i++) {
5201 int src_chan = GET_SWZ(inst->src[r].swizzle, i);
5202 glsl_to_tgsi_instruction *copy_inst = acp[acp_base + src_chan];
5203 swizzle |= (GET_SWZ(copy_inst->src[0].swizzle, src_chan) << (3 * i));
5204 }
5205 inst->src[r].swizzle = swizzle;
5206 }
5207 }
5208
5209 switch (inst->op) {
5210 case TGSI_OPCODE_BGNLOOP:
5211 case TGSI_OPCODE_ENDLOOP:
5212 /* End of a basic block, clear the ACP entirely. */
5213 memset(acp, 0, sizeof(*acp) * this->next_temp * 4);
5214 break;
5215
5216 case TGSI_OPCODE_IF:
5217 case TGSI_OPCODE_UIF:
5218 ++level;
5219 break;
5220
5221 case TGSI_OPCODE_ENDIF:
5222 case TGSI_OPCODE_ELSE:
5223 /* Clear all channels written inside the block from the ACP, but
5224 * leaving those that were not touched.
5225 */
5226 for (int r = 0; r < this->next_temp; r++) {
5227 for (int c = 0; c < 4; c++) {
5228 if (!acp[4 * r + c])
5229 continue;
5230
5231 if (acp_level[4 * r + c] >= level)
5232 acp[4 * r + c] = NULL;
5233 }
5234 }
5235 if (inst->op == TGSI_OPCODE_ENDIF)
5236 --level;
5237 break;
5238
5239 default:
5240 /* Continuing the block, clear any written channels from
5241 * the ACP.
5242 */
5243 for (int d = 0; d < 2; d++) {
5244 if (inst->dst[d].file == PROGRAM_TEMPORARY && inst->dst[d].reladdr) {
5245 /* Any temporary might be written, so no copy propagation
5246 * across this instruction.
5247 */
5248 memset(acp, 0, sizeof(*acp) * this->next_temp * 4);
5249 } else if (inst->dst[d].file == PROGRAM_OUTPUT &&
5250 inst->dst[d].reladdr) {
5251 /* Any output might be written, so no copy propagation
5252 * from outputs across this instruction.
5253 */
5254 for (int r = 0; r < this->next_temp; r++) {
5255 for (int c = 0; c < 4; c++) {
5256 if (!acp[4 * r + c])
5257 continue;
5258
5259 if (acp[4 * r + c]->src[0].file == PROGRAM_OUTPUT)
5260 acp[4 * r + c] = NULL;
5261 }
5262 }
5263 } else if (inst->dst[d].file == PROGRAM_TEMPORARY ||
5264 inst->dst[d].file == PROGRAM_OUTPUT) {
5265 /* Clear where it's used as dst. */
5266 if (inst->dst[d].file == PROGRAM_TEMPORARY) {
5267 for (int c = 0; c < 4; c++) {
5268 if (inst->dst[d].writemask & (1 << c))
5269 acp[4 * inst->dst[d].index + c] = NULL;
5270 }
5271 }
5272
5273 /* Clear where it's used as src. */
5274 for (int r = 0; r < this->next_temp; r++) {
5275 for (int c = 0; c < 4; c++) {
5276 if (!acp[4 * r + c])
5277 continue;
5278
5279 int src_chan = GET_SWZ(acp[4 * r + c]->src[0].swizzle, c);
5280
5281 if (acp[4 * r + c]->src[0].file == inst->dst[d].file &&
5282 acp[4 * r + c]->src[0].index == inst->dst[d].index &&
5283 inst->dst[d].writemask & (1 << src_chan)) {
5284 acp[4 * r + c] = NULL;
5285 }
5286 }
5287 }
5288 }
5289 }
5290 break;
5291 }
5292
5293 /* If this is a copy, add it to the ACP. */
5294 if (inst->op == TGSI_OPCODE_MOV &&
5295 inst->dst[0].file == PROGRAM_TEMPORARY &&
5296 !(inst->dst[0].file == inst->src[0].file &&
5297 inst->dst[0].index == inst->src[0].index) &&
5298 !inst->dst[0].reladdr &&
5299 !inst->dst[0].reladdr2 &&
5300 !inst->saturate &&
5301 inst->src[0].file != PROGRAM_ARRAY &&
5302 (inst->src[0].file != PROGRAM_OUTPUT ||
5303 this->shader->Stage != MESA_SHADER_TESS_CTRL) &&
5304 !inst->src[0].reladdr &&
5305 !inst->src[0].reladdr2 &&
5306 !inst->src[0].negate &&
5307 !inst->src[0].abs) {
5308 for (int i = 0; i < 4; i++) {
5309 if (inst->dst[0].writemask & (1 << i)) {
5310 acp[4 * inst->dst[0].index + i] = inst;
5311 acp_level[4 * inst->dst[0].index + i] = level;
5312 }
5313 }
5314 }
5315 }
5316
5317 ralloc_free(acp_level);
5318 ralloc_free(acp);
5319 }
5320
5321 static void
5322 dead_code_handle_reladdr(glsl_to_tgsi_instruction **writes, st_src_reg *reladdr)
5323 {
5324 if (reladdr && reladdr->file == PROGRAM_TEMPORARY) {
5325 /* Clear where it's used as src. */
5326 int swz = GET_SWZ(reladdr->swizzle, 0);
5327 writes[4 * reladdr->index + swz] = NULL;
5328 }
5329 }
5330
5331 /*
5332 * On a basic block basis, tracks available PROGRAM_TEMPORARY registers for dead
5333 * code elimination.
5334 *
5335 * The glsl_to_tgsi_visitor lazily produces code assuming that this pass
5336 * will occur. As an example, a TXP production after copy propagation but
5337 * before this pass:
5338 *
5339 * 0: MOV TEMP[1], INPUT[4].xyyy;
5340 * 1: MOV TEMP[1].w, INPUT[4].wwww;
5341 * 2: TXP TEMP[2], INPUT[4].xyyw, texture[0], 2D;
5342 *
5343 * and after this pass:
5344 *
5345 * 0: TXP TEMP[2], INPUT[4].xyyw, texture[0], 2D;
5346 */
5347 int
5348 glsl_to_tgsi_visitor::eliminate_dead_code(void)
5349 {
5350 glsl_to_tgsi_instruction **writes = rzalloc_array(mem_ctx,
5351 glsl_to_tgsi_instruction *,
5352 this->next_temp * 4);
5353 int *write_level = rzalloc_array(mem_ctx, int, this->next_temp * 4);
5354 int level = 0;
5355 int removed = 0;
5356
5357 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5358 assert(inst->dst[0].file != PROGRAM_TEMPORARY
5359 || inst->dst[0].index < this->next_temp);
5360
5361 switch (inst->op) {
5362 case TGSI_OPCODE_BGNLOOP:
5363 case TGSI_OPCODE_ENDLOOP:
5364 case TGSI_OPCODE_CONT:
5365 case TGSI_OPCODE_BRK:
5366 /* End of a basic block, clear the write array entirely.
5367 *
5368 * This keeps us from killing dead code when the writes are
5369 * on either side of a loop, even when the register isn't touched
5370 * inside the loop. However, glsl_to_tgsi_visitor doesn't seem to emit
5371 * dead code of this type, so it shouldn't make a difference as long as
5372 * the dead code elimination pass in the GLSL compiler does its job.
5373 */
5374 memset(writes, 0, sizeof(*writes) * this->next_temp * 4);
5375 break;
5376
5377 case TGSI_OPCODE_ENDIF:
5378 case TGSI_OPCODE_ELSE:
5379 /* Promote the recorded level of all channels written inside the
5380 * preceding if or else block to the level above the if/else block.
5381 */
5382 for (int r = 0; r < this->next_temp; r++) {
5383 for (int c = 0; c < 4; c++) {
5384 if (!writes[4 * r + c])
5385 continue;
5386
5387 if (write_level[4 * r + c] == level)
5388 write_level[4 * r + c] = level-1;
5389 }
5390 }
5391 if (inst->op == TGSI_OPCODE_ENDIF)
5392 --level;
5393 break;
5394
5395 case TGSI_OPCODE_IF:
5396 case TGSI_OPCODE_UIF:
5397 ++level;
5398 /* fallthrough to default case to mark the condition as read */
5399 default:
5400 /* Continuing the block, clear any channels from the write array that
5401 * are read by this instruction.
5402 */
5403 for (unsigned i = 0; i < ARRAY_SIZE(inst->src); i++) {
5404 if (inst->src[i].file == PROGRAM_TEMPORARY && inst->src[i].reladdr){
5405 /* Any temporary might be read, so no dead code elimination
5406 * across this instruction.
5407 */
5408 memset(writes, 0, sizeof(*writes) * this->next_temp * 4);
5409 } else if (inst->src[i].file == PROGRAM_TEMPORARY) {
5410 /* Clear where it's used as src. */
5411 int src_chans = 1 << GET_SWZ(inst->src[i].swizzle, 0);
5412 src_chans |= 1 << GET_SWZ(inst->src[i].swizzle, 1);
5413 src_chans |= 1 << GET_SWZ(inst->src[i].swizzle, 2);
5414 src_chans |= 1 << GET_SWZ(inst->src[i].swizzle, 3);
5415
5416 for (int c = 0; c < 4; c++) {
5417 if (src_chans & (1 << c))
5418 writes[4 * inst->src[i].index + c] = NULL;
5419 }
5420 }
5421 dead_code_handle_reladdr(writes, inst->src[i].reladdr);
5422 dead_code_handle_reladdr(writes, inst->src[i].reladdr2);
5423 }
5424 for (unsigned i = 0; i < inst->tex_offset_num_offset; i++) {
5425 if (inst->tex_offsets[i].file == PROGRAM_TEMPORARY && inst->tex_offsets[i].reladdr){
5426 /* Any temporary might be read, so no dead code elimination
5427 * across this instruction.
5428 */
5429 memset(writes, 0, sizeof(*writes) * this->next_temp * 4);
5430 } else if (inst->tex_offsets[i].file == PROGRAM_TEMPORARY) {
5431 /* Clear where it's used as src. */
5432 int src_chans = 1 << GET_SWZ(inst->tex_offsets[i].swizzle, 0);
5433 src_chans |= 1 << GET_SWZ(inst->tex_offsets[i].swizzle, 1);
5434 src_chans |= 1 << GET_SWZ(inst->tex_offsets[i].swizzle, 2);
5435 src_chans |= 1 << GET_SWZ(inst->tex_offsets[i].swizzle, 3);
5436
5437 for (int c = 0; c < 4; c++) {
5438 if (src_chans & (1 << c))
5439 writes[4 * inst->tex_offsets[i].index + c] = NULL;
5440 }
5441 }
5442 dead_code_handle_reladdr(writes, inst->tex_offsets[i].reladdr);
5443 dead_code_handle_reladdr(writes, inst->tex_offsets[i].reladdr2);
5444 }
5445
5446 if (inst->resource.file == PROGRAM_TEMPORARY) {
5447 int src_chans;
5448
5449 src_chans = 1 << GET_SWZ(inst->resource.swizzle, 0);
5450 src_chans |= 1 << GET_SWZ(inst->resource.swizzle, 1);
5451 src_chans |= 1 << GET_SWZ(inst->resource.swizzle, 2);
5452 src_chans |= 1 << GET_SWZ(inst->resource.swizzle, 3);
5453
5454 for (int c = 0; c < 4; c++) {
5455 if (src_chans & (1 << c))
5456 writes[4 * inst->resource.index + c] = NULL;
5457 }
5458 }
5459 dead_code_handle_reladdr(writes, inst->resource.reladdr);
5460 dead_code_handle_reladdr(writes, inst->resource.reladdr2);
5461
5462 for (unsigned i = 0; i < ARRAY_SIZE(inst->dst); i++) {
5463 dead_code_handle_reladdr(writes, inst->dst[i].reladdr);
5464 dead_code_handle_reladdr(writes, inst->dst[i].reladdr2);
5465 }
5466 break;
5467 }
5468
5469 /* If this instruction writes to a temporary, add it to the write array.
5470 * If there is already an instruction in the write array for one or more
5471 * of the channels, flag that channel write as dead.
5472 */
5473 for (unsigned i = 0; i < ARRAY_SIZE(inst->dst); i++) {
5474 if (inst->dst[i].file == PROGRAM_TEMPORARY &&
5475 !inst->dst[i].reladdr) {
5476 for (int c = 0; c < 4; c++) {
5477 if (inst->dst[i].writemask & (1 << c)) {
5478 if (writes[4 * inst->dst[i].index + c]) {
5479 if (write_level[4 * inst->dst[i].index + c] < level)
5480 continue;
5481 else
5482 writes[4 * inst->dst[i].index + c]->dead_mask |= (1 << c);
5483 }
5484 writes[4 * inst->dst[i].index + c] = inst;
5485 write_level[4 * inst->dst[i].index + c] = level;
5486 }
5487 }
5488 }
5489 }
5490 }
5491
5492 /* Anything still in the write array at this point is dead code. */
5493 for (int r = 0; r < this->next_temp; r++) {
5494 for (int c = 0; c < 4; c++) {
5495 glsl_to_tgsi_instruction *inst = writes[4 * r + c];
5496 if (inst)
5497 inst->dead_mask |= (1 << c);
5498 }
5499 }
5500
5501 /* Now actually remove the instructions that are completely dead and update
5502 * the writemask of other instructions with dead channels.
5503 */
5504 foreach_in_list_safe(glsl_to_tgsi_instruction, inst, &this->instructions) {
5505 if (!inst->dead_mask || !inst->dst[0].writemask)
5506 continue;
5507 /* No amount of dead masks should remove memory stores */
5508 if (inst->info->is_store)
5509 continue;
5510
5511 if ((inst->dst[0].writemask & ~inst->dead_mask) == 0) {
5512 inst->remove();
5513 delete inst;
5514 removed++;
5515 } else {
5516 if (glsl_base_type_is_64bit(inst->dst[0].type)) {
5517 if (inst->dead_mask == WRITEMASK_XY ||
5518 inst->dead_mask == WRITEMASK_ZW)
5519 inst->dst[0].writemask &= ~(inst->dead_mask);
5520 } else
5521 inst->dst[0].writemask &= ~(inst->dead_mask);
5522 }
5523 }
5524
5525 ralloc_free(write_level);
5526 ralloc_free(writes);
5527
5528 return removed;
5529 }
5530
5531 /* merge DFRACEXP instructions into one. */
5532 void
5533 glsl_to_tgsi_visitor::merge_two_dsts(void)
5534 {
5535 /* We never delete inst, but we may delete its successor. */
5536 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5537 glsl_to_tgsi_instruction *inst2;
5538 unsigned defined;
5539
5540 if (num_inst_dst_regs(inst) != 2)
5541 continue;
5542
5543 if (inst->dst[0].file != PROGRAM_UNDEFINED &&
5544 inst->dst[1].file != PROGRAM_UNDEFINED)
5545 continue;
5546
5547 assert(inst->dst[0].file != PROGRAM_UNDEFINED ||
5548 inst->dst[1].file != PROGRAM_UNDEFINED);
5549
5550 if (inst->dst[0].file == PROGRAM_UNDEFINED)
5551 defined = 1;
5552 else
5553 defined = 0;
5554
5555 inst2 = (glsl_to_tgsi_instruction *) inst->next;
5556 while (!inst2->is_tail_sentinel()) {
5557 if (inst->op == inst2->op &&
5558 inst2->dst[defined].file == PROGRAM_UNDEFINED &&
5559 inst->src[0].file == inst2->src[0].file &&
5560 inst->src[0].index == inst2->src[0].index &&
5561 inst->src[0].type == inst2->src[0].type &&
5562 inst->src[0].swizzle == inst2->src[0].swizzle)
5563 break;
5564 inst2 = (glsl_to_tgsi_instruction *) inst2->next;
5565 }
5566
5567 if (inst2->is_tail_sentinel()) {
5568 /* Undefined destinations are not allowed, substitute with an unused
5569 * temporary register.
5570 */
5571 st_src_reg tmp = get_temp(glsl_type::vec4_type);
5572 inst->dst[defined ^ 1] = st_dst_reg(tmp);
5573 inst->dst[defined ^ 1].writemask = 0;
5574 continue;
5575 }
5576
5577 inst->dst[defined ^ 1] = inst2->dst[defined ^ 1];
5578 inst2->remove();
5579 delete inst2;
5580 }
5581 }
5582
5583 template <typename st_reg>
5584 void test_indirect_access(const st_reg& reg, bool *has_indirect_access)
5585 {
5586 if (reg.file == PROGRAM_ARRAY) {
5587 if (reg.reladdr || reg.reladdr2 || reg.has_index2) {
5588 has_indirect_access[reg.array_id] = true;
5589 if (reg.reladdr)
5590 test_indirect_access(*reg.reladdr, has_indirect_access);
5591 if (reg.reladdr2)
5592 test_indirect_access(*reg.reladdr2, has_indirect_access);
5593 }
5594 }
5595 }
5596
5597 template <typename st_reg>
5598 void remap_array(st_reg& reg, const int *array_remap_info,
5599 const bool *has_indirect_access)
5600 {
5601 if (reg.file == PROGRAM_ARRAY) {
5602 if (!has_indirect_access[reg.array_id]) {
5603 reg.file = PROGRAM_TEMPORARY;
5604 reg.index = reg.index + array_remap_info[reg.array_id];
5605 reg.array_id = 0;
5606 } else {
5607 reg.array_id = array_remap_info[reg.array_id];
5608 }
5609
5610 if (reg.reladdr)
5611 remap_array(*reg.reladdr, array_remap_info, has_indirect_access);
5612
5613 if (reg.reladdr2)
5614 remap_array(*reg.reladdr2, array_remap_info, has_indirect_access);
5615 }
5616 }
5617
5618 /* One-dimensional arrays whose elements are only accessed directly are
5619 * replaced by an according set of temporary registers that then can become
5620 * subject to further optimization steps like copy propagation and
5621 * register merging.
5622 */
5623 void
5624 glsl_to_tgsi_visitor::split_arrays(void)
5625 {
5626 if (!next_array)
5627 return;
5628
5629 bool *has_indirect_access = rzalloc_array(mem_ctx, bool, next_array + 1);
5630
5631 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5632 for (unsigned j = 0; j < num_inst_src_regs(inst); j++)
5633 test_indirect_access(inst->src[j], has_indirect_access);
5634
5635 for (unsigned j = 0; j < inst->tex_offset_num_offset; j++)
5636 test_indirect_access(inst->tex_offsets[j], has_indirect_access);
5637
5638 for (unsigned j = 0; j < num_inst_dst_regs(inst); j++)
5639 test_indirect_access(inst->dst[j], has_indirect_access);
5640
5641 test_indirect_access(inst->resource, has_indirect_access);
5642 }
5643
5644 unsigned array_offset = 0;
5645 unsigned n_remaining_arrays = 0;
5646
5647 /* Double use: For arrays that get split this value will contain
5648 * the base index of the temporary registers this array is replaced
5649 * with. For arrays that remain it contains the new array ID.
5650 */
5651 int *array_remap_info = rzalloc_array(has_indirect_access, int,
5652 next_array + 1);
5653
5654 for (unsigned i = 1; i <= next_array; ++i) {
5655 if (!has_indirect_access[i]) {
5656 array_remap_info[i] = this->next_temp + array_offset;
5657 array_offset += array_sizes[i - 1];
5658 } else {
5659 array_sizes[n_remaining_arrays] = array_sizes[i-1];
5660 array_remap_info[i] = ++n_remaining_arrays;
5661 }
5662 }
5663
5664 if (next_array != n_remaining_arrays) {
5665 foreach_in_list(glsl_to_tgsi_instruction, inst, &this->instructions) {
5666 for (unsigned j = 0; j < num_inst_src_regs(inst); j++)
5667 remap_array(inst->src[j], array_remap_info, has_indirect_access);
5668
5669 for (unsigned j = 0; j < inst->tex_offset_num_offset; j++)
5670 remap_array(inst->tex_offsets[j], array_remap_info, has_indirect_access);
5671
5672 for (unsigned j = 0; j < num_inst_dst_regs(inst); j++) {
5673 remap_array(inst->dst[j], array_remap_info, has_indirect_access);
5674 }
5675 remap_array(inst->resource, array_remap_info, has_indirect_access);
5676 }
5677 }
5678
5679 ralloc_free(has_indirect_access);
5680 this->next_temp += array_offset;
5681 next_array = n_remaining_arrays;
5682 }
5683
5684 /* Merges temporary registers together where possible to reduce the number of
5685 * registers needed to run a program.
5686 *
5687 * Produces optimal code only after copy propagation and dead code elimination
5688 * have been run. */
5689 void
5690 glsl_to_tgsi_visitor::merge_registers(void)
5691 {
5692 class array_live_range *arr_live_ranges = NULL;
5693
5694 struct register_live_range *reg_live_ranges =
5695 rzalloc_array(mem_ctx, struct register_live_range, this->next_temp);
5696
5697 if (this->next_array > 0) {
5698 arr_live_ranges = new array_live_range[this->next_array];
5699 for (unsigned i = 0; i < this->next_array; ++i)
5700 arr_live_ranges[i] = array_live_range(i+1, this->array_sizes[i]);
5701 }
5702
5703
5704 if (get_temp_registers_required_live_ranges(reg_live_ranges, &this->instructions,
5705 this->next_temp, reg_live_ranges,
5706 this->next_array, arr_live_ranges)) {
5707 struct rename_reg_pair *renames =
5708 rzalloc_array(reg_live_ranges, struct rename_reg_pair, this->next_temp);
5709 get_temp_registers_remapping(reg_live_ranges, this->next_temp,
5710 reg_live_ranges, renames);
5711 rename_temp_registers(renames);
5712
5713 this->next_array = merge_arrays(this->next_array, this->array_sizes,
5714 &this->instructions, arr_live_ranges);
5715 }
5716
5717 if (arr_live_ranges)
5718 delete[] arr_live_ranges;
5719
5720 ralloc_free(reg_live_ranges);
5721 }
5722
5723 /* Reassign indices to temporary registers by reusing unused indices created
5724 * by optimization passes. */
5725 void
5726 glsl_to_tgsi_visitor::renumber_registers(void)
5727 {
5728 int i = 0;
5729 int new_index = 0;
5730 int *first_writes = ralloc_array(mem_ctx, int, this->next_temp);
5731 struct rename_reg_pair *renames = rzalloc_array(mem_ctx, struct rename_reg_pair, this->next_temp);
5732
5733 for (i = 0; i < this->next_temp; i++) {
5734 first_writes[i] = -1;
5735 }
5736 get_first_temp_write(first_writes);
5737
5738 for (i = 0; i < this->next_temp; i++) {
5739 if (first_writes[i] < 0) continue;
5740 if (i != new_index) {
5741 renames[i].new_reg = new_index;
5742 renames[i].valid = true;
5743 }
5744 new_index++;
5745 }
5746
5747 rename_temp_registers(renames);
5748 this->next_temp = new_index;
5749 ralloc_free(renames);
5750 ralloc_free(first_writes);
5751 }
5752
5753 #ifndef NDEBUG
5754 void glsl_to_tgsi_visitor::print_stats()
5755 {
5756 int narray_registers = 0;
5757 for (unsigned i = 0; i < this->next_array; ++i)
5758 narray_registers += this->array_sizes[i];
5759
5760 int ninstructions = 0;
5761 foreach_in_list(glsl_to_tgsi_instruction, inst, &instructions) {
5762 ++ninstructions;
5763 }
5764
5765 simple_mtx_lock(&print_stats_mutex);
5766 stats_log << next_array << ", "
5767 << next_temp << ", "
5768 << narray_registers << ", "
5769 << next_temp + narray_registers << ", "
5770 << ninstructions << "\n";
5771 simple_mtx_unlock(&print_stats_mutex);
5772 }
5773 #endif
5774 /* ------------------------- TGSI conversion stuff -------------------------- */
5775
5776 /**
5777 * Intermediate state used during shader translation.
5778 */
5779 struct st_translate {
5780 struct ureg_program *ureg;
5781
5782 unsigned temps_size;
5783 struct ureg_dst *temps;
5784
5785 struct ureg_dst *arrays;
5786 unsigned num_temp_arrays;
5787 struct ureg_src *constants;
5788 int num_constants;
5789 struct ureg_src *immediates;
5790 int num_immediates;
5791 struct ureg_dst outputs[PIPE_MAX_SHADER_OUTPUTS];
5792 struct ureg_src inputs[PIPE_MAX_SHADER_INPUTS];
5793 struct ureg_dst address[3];
5794 struct ureg_src samplers[PIPE_MAX_SAMPLERS];
5795 struct ureg_src buffers[PIPE_MAX_SHADER_BUFFERS];
5796 struct ureg_src images[PIPE_MAX_SHADER_IMAGES];
5797 struct ureg_src systemValues[SYSTEM_VALUE_MAX];
5798 struct ureg_src hw_atomics[PIPE_MAX_HW_ATOMIC_BUFFERS];
5799 struct ureg_src shared_memory;
5800 unsigned *array_sizes;
5801 struct inout_decl *input_decls;
5802 unsigned num_input_decls;
5803 struct inout_decl *output_decls;
5804 unsigned num_output_decls;
5805
5806 const ubyte *inputMapping;
5807 const ubyte *outputMapping;
5808
5809 enum pipe_shader_type procType; /**< PIPE_SHADER_VERTEX/FRAGMENT */
5810 bool need_uarl;
5811 bool tg4_component_in_swizzle;
5812 };
5813
5814 /**
5815 * Map a glsl_to_tgsi constant/immediate to a TGSI immediate.
5816 */
5817 static struct ureg_src
5818 emit_immediate(struct st_translate *t,
5819 gl_constant_value values[4],
5820 GLenum type, int size)
5821 {
5822 struct ureg_program *ureg = t->ureg;
5823
5824 switch (type) {
5825 case GL_FLOAT:
5826 return ureg_DECL_immediate(ureg, &values[0].f, size);
5827 case GL_DOUBLE:
5828 return ureg_DECL_immediate_f64(ureg, (double *)&values[0].f, size);
5829 case GL_INT64_ARB:
5830 return ureg_DECL_immediate_int64(ureg, (int64_t *)&values[0].f, size);
5831 case GL_UNSIGNED_INT64_ARB:
5832 return ureg_DECL_immediate_uint64(ureg, (uint64_t *)&values[0].f, size);
5833 case GL_INT:
5834 return ureg_DECL_immediate_int(ureg, &values[0].i, size);
5835 case GL_UNSIGNED_INT:
5836 case GL_BOOL:
5837 return ureg_DECL_immediate_uint(ureg, &values[0].u, size);
5838 default:
5839 assert(!"should not get here - type must be float, int, uint, or bool");
5840 return ureg_src_undef();
5841 }
5842 }
5843
5844 /**
5845 * Map a glsl_to_tgsi dst register to a TGSI ureg_dst register.
5846 */
5847 static struct ureg_dst
5848 dst_register(struct st_translate *t, gl_register_file file, unsigned index,
5849 unsigned array_id)
5850 {
5851 unsigned array;
5852
5853 switch (file) {
5854 case PROGRAM_UNDEFINED:
5855 return ureg_dst_undef();
5856
5857 case PROGRAM_TEMPORARY:
5858 /* Allocate space for temporaries on demand. */
5859 if (index >= t->temps_size) {
5860 const int inc = align(index - t->temps_size + 1, 4096);
5861
5862 t->temps = (struct ureg_dst*)
5863 realloc(t->temps,
5864 (t->temps_size + inc) * sizeof(struct ureg_dst));
5865 if (!t->temps)
5866 return ureg_dst_undef();
5867
5868 memset(t->temps + t->temps_size, 0, inc * sizeof(struct ureg_dst));
5869 t->temps_size += inc;
5870 }
5871
5872 if (ureg_dst_is_undef(t->temps[index]))
5873 t->temps[index] = ureg_DECL_local_temporary(t->ureg);
5874
5875 return t->temps[index];
5876
5877 case PROGRAM_ARRAY:
5878 assert(array_id && array_id <= t->num_temp_arrays);
5879 array = array_id - 1;
5880
5881 if (ureg_dst_is_undef(t->arrays[array]))
5882 t->arrays[array] = ureg_DECL_array_temporary(
5883 t->ureg, t->array_sizes[array], TRUE);
5884
5885 return ureg_dst_array_offset(t->arrays[array], index);
5886
5887 case PROGRAM_OUTPUT:
5888 if (!array_id) {
5889 if (t->procType == PIPE_SHADER_FRAGMENT)
5890 assert(index < 2 * FRAG_RESULT_MAX);
5891 else if (t->procType == PIPE_SHADER_TESS_CTRL ||
5892 t->procType == PIPE_SHADER_TESS_EVAL)
5893 assert(index < VARYING_SLOT_TESS_MAX);
5894 else
5895 assert(index < VARYING_SLOT_MAX);
5896
5897 assert(t->outputMapping[index] < ARRAY_SIZE(t->outputs));
5898 assert(t->outputs[t->outputMapping[index]].File != TGSI_FILE_NULL);
5899 return t->outputs[t->outputMapping[index]];
5900 }
5901 else {
5902 struct inout_decl *decl =
5903 find_inout_array(t->output_decls,
5904 t->num_output_decls, array_id);
5905 unsigned mesa_index = decl->mesa_index;
5906 int slot = t->outputMapping[mesa_index];
5907
5908 assert(slot != -1 && t->outputs[slot].File == TGSI_FILE_OUTPUT);
5909
5910 struct ureg_dst dst = t->outputs[slot];
5911 dst.ArrayID = array_id;
5912 return ureg_dst_array_offset(dst, index - mesa_index);
5913 }
5914
5915 case PROGRAM_ADDRESS:
5916 return t->address[index];
5917
5918 default:
5919 assert(!"unknown dst register file");
5920 return ureg_dst_undef();
5921 }
5922 }
5923
5924 static struct ureg_src
5925 translate_src(struct st_translate *t, const st_src_reg *src_reg);
5926
5927 static struct ureg_src
5928 translate_addr(struct st_translate *t, const st_src_reg *reladdr,
5929 unsigned addr_index)
5930 {
5931 if (t->need_uarl || !reladdr->is_legal_tgsi_address_operand())
5932 return ureg_src(t->address[addr_index]);
5933
5934 return translate_src(t, reladdr);
5935 }
5936
5937 /**
5938 * Create a TGSI ureg_dst register from an st_dst_reg.
5939 */
5940 static struct ureg_dst
5941 translate_dst(struct st_translate *t,
5942 const st_dst_reg *dst_reg,
5943 bool saturate)
5944 {
5945 struct ureg_dst dst = dst_register(t, dst_reg->file, dst_reg->index,
5946 dst_reg->array_id);
5947
5948 if (dst.File == TGSI_FILE_NULL)
5949 return dst;
5950
5951 dst = ureg_writemask(dst, dst_reg->writemask);
5952
5953 if (saturate)
5954 dst = ureg_saturate(dst);
5955
5956 if (dst_reg->reladdr != NULL) {
5957 assert(dst_reg->file != PROGRAM_TEMPORARY);
5958 dst = ureg_dst_indirect(dst, translate_addr(t, dst_reg->reladdr, 0));
5959 }
5960
5961 if (dst_reg->has_index2) {
5962 if (dst_reg->reladdr2)
5963 dst = ureg_dst_dimension_indirect(dst,
5964 translate_addr(t, dst_reg->reladdr2, 1),
5965 dst_reg->index2D);
5966 else
5967 dst = ureg_dst_dimension(dst, dst_reg->index2D);
5968 }
5969
5970 return dst;
5971 }
5972
5973 /**
5974 * Create a TGSI ureg_src register from an st_src_reg.
5975 */
5976 static struct ureg_src
5977 translate_src(struct st_translate *t, const st_src_reg *src_reg)
5978 {
5979 struct ureg_src src;
5980 int index = src_reg->index;
5981 int double_reg2 = src_reg->double_reg2 ? 1 : 0;
5982
5983 switch (src_reg->file) {
5984 case PROGRAM_UNDEFINED:
5985 src = ureg_imm4f(t->ureg, 0, 0, 0, 0);
5986 break;
5987
5988 case PROGRAM_TEMPORARY:
5989 case PROGRAM_ARRAY:
5990 src = ureg_src(dst_register(t, src_reg->file, src_reg->index,
5991 src_reg->array_id));
5992 break;
5993
5994 case PROGRAM_OUTPUT: {
5995 struct ureg_dst dst = dst_register(t, src_reg->file, src_reg->index,
5996 src_reg->array_id);
5997 assert(dst.WriteMask != 0);
5998 unsigned shift = ffs(dst.WriteMask) - 1;
5999 src = ureg_swizzle(ureg_src(dst),
6000 shift,
6001 MIN2(shift + 1, 3),
6002 MIN2(shift + 2, 3),
6003 MIN2(shift + 3, 3));
6004 break;
6005 }
6006
6007 case PROGRAM_UNIFORM:
6008 assert(src_reg->index >= 0);
6009 src = src_reg->index < t->num_constants ?
6010 t->constants[src_reg->index] : ureg_imm4f(t->ureg, 0, 0, 0, 0);
6011 break;
6012 case PROGRAM_STATE_VAR:
6013 case PROGRAM_CONSTANT: /* ie, immediate */
6014 if (src_reg->has_index2)
6015 src = ureg_src_register(TGSI_FILE_CONSTANT, src_reg->index);
6016 else
6017 src = src_reg->index >= 0 && src_reg->index < t->num_constants ?
6018 t->constants[src_reg->index] : ureg_imm4f(t->ureg, 0, 0, 0, 0);
6019 break;
6020
6021 case PROGRAM_IMMEDIATE:
6022 assert(src_reg->index >= 0 && src_reg->index < t->num_immediates);
6023 src = t->immediates[src_reg->index];
6024 break;
6025
6026 case PROGRAM_INPUT:
6027 /* GLSL inputs are 64-bit containers, so we have to
6028 * map back to the original index and add the offset after
6029 * mapping. */
6030 index -= double_reg2;
6031 if (!src_reg->array_id) {
6032 assert(t->inputMapping[index] < ARRAY_SIZE(t->inputs));
6033 assert(t->inputs[t->inputMapping[index]].File != TGSI_FILE_NULL);
6034 src = t->inputs[t->inputMapping[index] + double_reg2];
6035 }
6036 else {
6037 struct inout_decl *decl = find_inout_array(t->input_decls,
6038 t->num_input_decls,
6039 src_reg->array_id);
6040 unsigned mesa_index = decl->mesa_index;
6041 int slot = t->inputMapping[mesa_index];
6042
6043 assert(slot != -1 && t->inputs[slot].File == TGSI_FILE_INPUT);
6044
6045 src = t->inputs[slot];
6046 src.ArrayID = src_reg->array_id;
6047 src = ureg_src_array_offset(src, index + double_reg2 - mesa_index);
6048 }
6049 break;
6050
6051 case PROGRAM_ADDRESS:
6052 src = ureg_src(t->address[src_reg->index]);
6053 break;
6054
6055 case PROGRAM_SYSTEM_VALUE:
6056 assert(src_reg->index < (int) ARRAY_SIZE(t->systemValues));
6057 src = t->systemValues[src_reg->index];
6058 break;
6059
6060 case PROGRAM_HW_ATOMIC:
6061 src = ureg_src_array_register(TGSI_FILE_HW_ATOMIC, src_reg->index,
6062 src_reg->array_id);
6063 break;
6064
6065 default:
6066 assert(!"unknown src register file");
6067 return ureg_src_undef();
6068 }
6069
6070 if (src_reg->has_index2) {
6071 /* 2D indexes occur with geometry shader inputs (attrib, vertex)
6072 * and UBO constant buffers (buffer, position).
6073 */
6074 if (src_reg->reladdr2)
6075 src = ureg_src_dimension_indirect(src,
6076 translate_addr(t, src_reg->reladdr2, 1),
6077 src_reg->index2D);
6078 else
6079 src = ureg_src_dimension(src, src_reg->index2D);
6080 }
6081
6082 src = ureg_swizzle(src,
6083 GET_SWZ(src_reg->swizzle, 0) & 0x3,
6084 GET_SWZ(src_reg->swizzle, 1) & 0x3,
6085 GET_SWZ(src_reg->swizzle, 2) & 0x3,
6086 GET_SWZ(src_reg->swizzle, 3) & 0x3);
6087
6088 if (src_reg->abs)
6089 src = ureg_abs(src);
6090
6091 if ((src_reg->negate & 0xf) == NEGATE_XYZW)
6092 src = ureg_negate(src);
6093
6094 if (src_reg->reladdr != NULL) {
6095 assert(src_reg->file != PROGRAM_TEMPORARY);
6096 src = ureg_src_indirect(src, translate_addr(t, src_reg->reladdr, 0));
6097 }
6098
6099 return src;
6100 }
6101
6102 static struct tgsi_texture_offset
6103 translate_tex_offset(struct st_translate *t,
6104 const st_src_reg *in_offset)
6105 {
6106 struct tgsi_texture_offset offset;
6107 struct ureg_src src = translate_src(t, in_offset);
6108
6109 offset.File = src.File;
6110 offset.Index = src.Index;
6111 offset.SwizzleX = src.SwizzleX;
6112 offset.SwizzleY = src.SwizzleY;
6113 offset.SwizzleZ = src.SwizzleZ;
6114 offset.Padding = 0;
6115
6116 assert(!src.Indirect);
6117 assert(!src.DimIndirect);
6118 assert(!src.Dimension);
6119 assert(!src.Absolute); /* those shouldn't be used with integers anyway */
6120 assert(!src.Negate);
6121
6122 return offset;
6123 }
6124
6125 static void
6126 compile_tgsi_instruction(struct st_translate *t,
6127 const glsl_to_tgsi_instruction *inst)
6128 {
6129 struct ureg_program *ureg = t->ureg;
6130 int i;
6131 struct ureg_dst dst[2];
6132 struct ureg_src src[4];
6133 struct tgsi_texture_offset texoffsets[MAX_GLSL_TEXTURE_OFFSET];
6134
6135 int num_dst;
6136 int num_src;
6137 enum tgsi_texture_type tex_target = TGSI_TEXTURE_BUFFER;
6138
6139 num_dst = num_inst_dst_regs(inst);
6140 num_src = num_inst_src_regs(inst);
6141
6142 for (i = 0; i < num_dst; i++)
6143 dst[i] = translate_dst(t,
6144 &inst->dst[i],
6145 inst->saturate);
6146
6147 for (i = 0; i < num_src; i++)
6148 src[i] = translate_src(t, &inst->src[i]);
6149
6150 switch (inst->op) {
6151 case TGSI_OPCODE_BGNLOOP:
6152 case TGSI_OPCODE_ELSE:
6153 case TGSI_OPCODE_ENDLOOP:
6154 case TGSI_OPCODE_IF:
6155 case TGSI_OPCODE_UIF:
6156 assert(num_dst == 0);
6157 ureg_insn(ureg, inst->op, NULL, 0, src, num_src, inst->precise);
6158 return;
6159
6160 case TGSI_OPCODE_TEX:
6161 case TGSI_OPCODE_TEX_LZ:
6162 case TGSI_OPCODE_TXB:
6163 case TGSI_OPCODE_TXD:
6164 case TGSI_OPCODE_TXL:
6165 case TGSI_OPCODE_TXP:
6166 case TGSI_OPCODE_TXQ:
6167 case TGSI_OPCODE_TXQS:
6168 case TGSI_OPCODE_TXF:
6169 case TGSI_OPCODE_TXF_LZ:
6170 case TGSI_OPCODE_TEX2:
6171 case TGSI_OPCODE_TXB2:
6172 case TGSI_OPCODE_TXL2:
6173 case TGSI_OPCODE_TG4:
6174 case TGSI_OPCODE_LODQ:
6175 case TGSI_OPCODE_SAMP2HND:
6176 if (inst->resource.file == PROGRAM_SAMPLER) {
6177 src[num_src] = t->samplers[inst->resource.index];
6178 if (t->tg4_component_in_swizzle && inst->op == TGSI_OPCODE_TG4)
6179 src[num_src].SwizzleX = inst->gather_component;
6180 } else {
6181 /* Bindless samplers. */
6182 src[num_src] = translate_src(t, &inst->resource);
6183 }
6184 assert(src[num_src].File != TGSI_FILE_NULL);
6185 if (inst->resource.reladdr)
6186 src[num_src] =
6187 ureg_src_indirect(src[num_src],
6188 translate_addr(t, inst->resource.reladdr, 2));
6189 num_src++;
6190 for (i = 0; i < (int)inst->tex_offset_num_offset; i++) {
6191 texoffsets[i] = translate_tex_offset(t, &inst->tex_offsets[i]);
6192 }
6193 tex_target = st_translate_texture_target(inst->tex_target, inst->tex_shadow);
6194
6195 ureg_tex_insn(ureg,
6196 inst->op,
6197 dst, num_dst,
6198 tex_target,
6199 st_translate_texture_type(inst->tex_type),
6200 texoffsets, inst->tex_offset_num_offset,
6201 src, num_src);
6202 return;
6203
6204 case TGSI_OPCODE_RESQ:
6205 case TGSI_OPCODE_LOAD:
6206 case TGSI_OPCODE_ATOMUADD:
6207 case TGSI_OPCODE_ATOMXCHG:
6208 case TGSI_OPCODE_ATOMCAS:
6209 case TGSI_OPCODE_ATOMAND:
6210 case TGSI_OPCODE_ATOMOR:
6211 case TGSI_OPCODE_ATOMXOR:
6212 case TGSI_OPCODE_ATOMUMIN:
6213 case TGSI_OPCODE_ATOMUMAX:
6214 case TGSI_OPCODE_ATOMIMIN:
6215 case TGSI_OPCODE_ATOMIMAX:
6216 case TGSI_OPCODE_ATOMFADD:
6217 case TGSI_OPCODE_IMG2HND:
6218 case TGSI_OPCODE_ATOMINC_WRAP:
6219 case TGSI_OPCODE_ATOMDEC_WRAP:
6220 for (i = num_src - 1; i >= 0; i--)
6221 src[i + 1] = src[i];
6222 num_src++;
6223 if (inst->resource.file == PROGRAM_MEMORY) {
6224 src[0] = t->shared_memory;
6225 } else if (inst->resource.file == PROGRAM_BUFFER) {
6226 src[0] = t->buffers[inst->resource.index];
6227 } else if (inst->resource.file == PROGRAM_HW_ATOMIC) {
6228 src[0] = translate_src(t, &inst->resource);
6229 } else if (inst->resource.file == PROGRAM_CONSTANT) {
6230 assert(inst->resource.has_index2);
6231 src[0] = ureg_src_register(TGSI_FILE_CONSTBUF, inst->resource.index);
6232 } else {
6233 assert(inst->resource.file != PROGRAM_UNDEFINED);
6234 if (inst->resource.file == PROGRAM_IMAGE) {
6235 src[0] = t->images[inst->resource.index];
6236 } else {
6237 /* Bindless images. */
6238 src[0] = translate_src(t, &inst->resource);
6239 }
6240 tex_target = st_translate_texture_target(inst->tex_target, inst->tex_shadow);
6241 }
6242 if (inst->resource.reladdr)
6243 src[0] = ureg_src_indirect(src[0],
6244 translate_addr(t, inst->resource.reladdr, 2));
6245 assert(src[0].File != TGSI_FILE_NULL);
6246 ureg_memory_insn(ureg, inst->op, dst, num_dst, src, num_src,
6247 inst->buffer_access,
6248 tex_target, inst->image_format);
6249 break;
6250
6251 case TGSI_OPCODE_STORE:
6252 if (inst->resource.file == PROGRAM_MEMORY) {
6253 dst[0] = ureg_dst(t->shared_memory);
6254 } else if (inst->resource.file == PROGRAM_BUFFER) {
6255 dst[0] = ureg_dst(t->buffers[inst->resource.index]);
6256 } else {
6257 if (inst->resource.file == PROGRAM_IMAGE) {
6258 dst[0] = ureg_dst(t->images[inst->resource.index]);
6259 } else {
6260 /* Bindless images. */
6261 dst[0] = ureg_dst(translate_src(t, &inst->resource));
6262 }
6263 tex_target = st_translate_texture_target(inst->tex_target, inst->tex_shadow);
6264 }
6265 dst[0] = ureg_writemask(dst[0], inst->dst[0].writemask);
6266 if (inst->resource.reladdr)
6267 dst[0] = ureg_dst_indirect(dst[0],
6268 translate_addr(t, inst->resource.reladdr, 2));
6269 assert(dst[0].File != TGSI_FILE_NULL);
6270 ureg_memory_insn(ureg, inst->op, dst, num_dst, src, num_src,
6271 inst->buffer_access,
6272 tex_target, inst->image_format);
6273 break;
6274
6275 default:
6276 ureg_insn(ureg,
6277 inst->op,
6278 dst, num_dst,
6279 src, num_src, inst->precise);
6280 break;
6281 }
6282 }
6283
6284 /* Invert SamplePos.y when rendering to the default framebuffer. */
6285 static void
6286 emit_samplepos_adjustment(struct st_translate *t, int wpos_y_transform)
6287 {
6288 struct ureg_program *ureg = t->ureg;
6289
6290 assert(wpos_y_transform >= 0);
6291 struct ureg_src trans_const = ureg_DECL_constant(ureg, wpos_y_transform);
6292 struct ureg_src samplepos_sysval = t->systemValues[SYSTEM_VALUE_SAMPLE_POS];
6293 struct ureg_dst samplepos_flipped = ureg_DECL_temporary(ureg);
6294 struct ureg_dst is_fbo = ureg_DECL_temporary(ureg);
6295
6296 ureg_ADD(ureg, ureg_writemask(samplepos_flipped, TGSI_WRITEMASK_Y),
6297 ureg_imm1f(ureg, 1), ureg_negate(samplepos_sysval));
6298
6299 /* If trans.x == 1, use samplepos.y, else use 1 - samplepos.y. */
6300 ureg_FSEQ(ureg, ureg_writemask(is_fbo, TGSI_WRITEMASK_Y),
6301 ureg_scalar(trans_const, TGSI_SWIZZLE_X), ureg_imm1f(ureg, 1));
6302 ureg_UCMP(ureg, ureg_writemask(samplepos_flipped, TGSI_WRITEMASK_Y),
6303 ureg_src(is_fbo), samplepos_sysval, ureg_src(samplepos_flipped));
6304 ureg_MOV(ureg, ureg_writemask(samplepos_flipped, TGSI_WRITEMASK_X),
6305 samplepos_sysval);
6306
6307 /* Use the result in place of the system value. */
6308 t->systemValues[SYSTEM_VALUE_SAMPLE_POS] = ureg_src(samplepos_flipped);
6309 }
6310
6311
6312 /**
6313 * Emit the TGSI instructions for inverting and adjusting WPOS.
6314 * This code is unavoidable because it also depends on whether
6315 * a FBO is bound (STATE_FB_WPOS_Y_TRANSFORM).
6316 */
6317 static void
6318 emit_wpos_adjustment(struct gl_context *ctx,
6319 struct st_translate *t,
6320 int wpos_transform_const,
6321 boolean invert,
6322 GLfloat adjX, GLfloat adjY[2])
6323 {
6324 struct ureg_program *ureg = t->ureg;
6325
6326 assert(wpos_transform_const >= 0);
6327
6328 /* Fragment program uses fragment position input.
6329 * Need to replace instances of INPUT[WPOS] with temp T
6330 * where T = INPUT[WPOS] is inverted by Y.
6331 */
6332 struct ureg_src wpostrans = ureg_DECL_constant(ureg, wpos_transform_const);
6333 struct ureg_dst wpos_temp = ureg_DECL_temporary(ureg);
6334 struct ureg_src *wpos =
6335 ctx->Const.GLSLFragCoordIsSysVal ?
6336 &t->systemValues[SYSTEM_VALUE_FRAG_COORD] :
6337 &t->inputs[t->inputMapping[VARYING_SLOT_POS]];
6338 struct ureg_src wpos_input = *wpos;
6339
6340 /* First, apply the coordinate shift: */
6341 if (adjX || adjY[0] || adjY[1]) {
6342 if (adjY[0] != adjY[1]) {
6343 /* Adjust the y coordinate by adjY[1] or adjY[0] respectively
6344 * depending on whether inversion is actually going to be applied
6345 * or not, which is determined by testing against the inversion
6346 * state variable used below, which will be either +1 or -1.
6347 */
6348 struct ureg_dst adj_temp = ureg_DECL_local_temporary(ureg);
6349
6350 ureg_CMP(ureg, adj_temp,
6351 ureg_scalar(wpostrans, invert ? 2 : 0),
6352 ureg_imm4f(ureg, adjX, adjY[0], 0.0f, 0.0f),
6353 ureg_imm4f(ureg, adjX, adjY[1], 0.0f, 0.0f));
6354 ureg_ADD(ureg, wpos_temp, wpos_input, ureg_src(adj_temp));
6355 } else {
6356 ureg_ADD(ureg, wpos_temp, wpos_input,
6357 ureg_imm4f(ureg, adjX, adjY[0], 0.0f, 0.0f));
6358 }
6359 wpos_input = ureg_src(wpos_temp);
6360 } else {
6361 /* MOV wpos_temp, input[wpos]
6362 */
6363 ureg_MOV(ureg, wpos_temp, wpos_input);
6364 }
6365
6366 /* Now the conditional y flip: STATE_FB_WPOS_Y_TRANSFORM.xy/zw will be
6367 * inversion/identity, or the other way around if we're drawing to an FBO.
6368 */
6369 if (invert) {
6370 /* MAD wpos_temp.y, wpos_input, wpostrans.xxxx, wpostrans.yyyy
6371 */
6372 ureg_MAD(ureg,
6373 ureg_writemask(wpos_temp, TGSI_WRITEMASK_Y),
6374 wpos_input,
6375 ureg_scalar(wpostrans, 0),
6376 ureg_scalar(wpostrans, 1));
6377 } else {
6378 /* MAD wpos_temp.y, wpos_input, wpostrans.zzzz, wpostrans.wwww
6379 */
6380 ureg_MAD(ureg,
6381 ureg_writemask(wpos_temp, TGSI_WRITEMASK_Y),
6382 wpos_input,
6383 ureg_scalar(wpostrans, 2),
6384 ureg_scalar(wpostrans, 3));
6385 }
6386
6387 /* Use wpos_temp as position input from here on:
6388 */
6389 *wpos = ureg_src(wpos_temp);
6390 }
6391
6392
6393 /**
6394 * Emit fragment position/ooordinate code.
6395 */
6396 static void
6397 emit_wpos(struct st_context *st,
6398 struct st_translate *t,
6399 const struct gl_program *program,
6400 struct ureg_program *ureg,
6401 int wpos_transform_const)
6402 {
6403 struct pipe_screen *pscreen = st->pipe->screen;
6404 GLfloat adjX = 0.0f;
6405 GLfloat adjY[2] = { 0.0f, 0.0f };
6406 boolean invert = FALSE;
6407
6408 /* Query the pixel center conventions supported by the pipe driver and set
6409 * adjX, adjY to help out if it cannot handle the requested one internally.
6410 *
6411 * The bias of the y-coordinate depends on whether y-inversion takes place
6412 * (adjY[1]) or not (adjY[0]), which is in turn dependent on whether we are
6413 * drawing to an FBO (causes additional inversion), and whether the pipe
6414 * driver origin and the requested origin differ (the latter condition is
6415 * stored in the 'invert' variable).
6416 *
6417 * For height = 100 (i = integer, h = half-integer, l = lower, u = upper):
6418 *
6419 * center shift only:
6420 * i -> h: +0.5
6421 * h -> i: -0.5
6422 *
6423 * inversion only:
6424 * l,i -> u,i: ( 0.0 + 1.0) * -1 + 100 = 99
6425 * l,h -> u,h: ( 0.5 + 0.0) * -1 + 100 = 99.5
6426 * u,i -> l,i: (99.0 + 1.0) * -1 + 100 = 0
6427 * u,h -> l,h: (99.5 + 0.0) * -1 + 100 = 0.5
6428 *
6429 * inversion and center shift:
6430 * l,i -> u,h: ( 0.0 + 0.5) * -1 + 100 = 99.5
6431 * l,h -> u,i: ( 0.5 + 0.5) * -1 + 100 = 99
6432 * u,i -> l,h: (99.0 + 0.5) * -1 + 100 = 0.5
6433 * u,h -> l,i: (99.5 + 0.5) * -1 + 100 = 0
6434 */
6435 if (program->info.fs.origin_upper_left) {
6436 /* Fragment shader wants origin in upper-left */
6437 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT)) {
6438 /* the driver supports upper-left origin */
6439 }
6440 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT)) {
6441 /* the driver supports lower-left origin, need to invert Y */
6442 ureg_property(ureg, TGSI_PROPERTY_FS_COORD_ORIGIN,
6443 TGSI_FS_COORD_ORIGIN_LOWER_LEFT);
6444 invert = TRUE;
6445 }
6446 else
6447 assert(0);
6448 }
6449 else {
6450 /* Fragment shader wants origin in lower-left */
6451 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT))
6452 /* the driver supports lower-left origin */
6453 ureg_property(ureg, TGSI_PROPERTY_FS_COORD_ORIGIN,
6454 TGSI_FS_COORD_ORIGIN_LOWER_LEFT);
6455 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT))
6456 /* the driver supports upper-left origin, need to invert Y */
6457 invert = TRUE;
6458 else
6459 assert(0);
6460 }
6461
6462 if (program->info.fs.pixel_center_integer) {
6463 /* Fragment shader wants pixel center integer */
6464 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER)) {
6465 /* the driver supports pixel center integer */
6466 adjY[1] = 1.0f;
6467 ureg_property(ureg, TGSI_PROPERTY_FS_COORD_PIXEL_CENTER,
6468 TGSI_FS_COORD_PIXEL_CENTER_INTEGER);
6469 }
6470 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER)) {
6471 /* the driver supports pixel center half integer, need to bias X,Y */
6472 adjX = -0.5f;
6473 adjY[0] = -0.5f;
6474 adjY[1] = 0.5f;
6475 }
6476 else
6477 assert(0);
6478 }
6479 else {
6480 /* Fragment shader wants pixel center half integer */
6481 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER)) {
6482 /* the driver supports pixel center half integer */
6483 }
6484 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER)) {
6485 /* the driver supports pixel center integer, need to bias X,Y */
6486 adjX = adjY[0] = adjY[1] = 0.5f;
6487 ureg_property(ureg, TGSI_PROPERTY_FS_COORD_PIXEL_CENTER,
6488 TGSI_FS_COORD_PIXEL_CENTER_INTEGER);
6489 }
6490 else
6491 assert(0);
6492 }
6493
6494 /* we invert after adjustment so that we avoid the MOV to temporary,
6495 * and reuse the adjustment ADD instead */
6496 emit_wpos_adjustment(st->ctx, t, wpos_transform_const, invert, adjX, adjY);
6497 }
6498
6499 /**
6500 * OpenGL's fragment gl_FrontFace input is 1 for front-facing, 0 for back.
6501 * TGSI uses +1 for front, -1 for back.
6502 * This function converts the TGSI value to the GL value. Simply clamping/
6503 * saturating the value to [0,1] does the job.
6504 */
6505 static void
6506 emit_face_var(struct gl_context *ctx, struct st_translate *t)
6507 {
6508 struct ureg_program *ureg = t->ureg;
6509 struct ureg_dst face_temp = ureg_DECL_temporary(ureg);
6510 struct ureg_src face_input = t->inputs[t->inputMapping[VARYING_SLOT_FACE]];
6511
6512 if (ctx->Const.NativeIntegers) {
6513 ureg_FSGE(ureg, face_temp, face_input, ureg_imm1f(ureg, 0));
6514 }
6515 else {
6516 /* MOV_SAT face_temp, input[face] */
6517 ureg_MOV(ureg, ureg_saturate(face_temp), face_input);
6518 }
6519
6520 /* Use face_temp as face input from here on: */
6521 t->inputs[t->inputMapping[VARYING_SLOT_FACE]] = ureg_src(face_temp);
6522 }
6523
6524 static void
6525 emit_compute_block_size(const struct gl_program *prog,
6526 struct ureg_program *ureg) {
6527 ureg_property(ureg, TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH,
6528 prog->info.cs.local_size[0]);
6529 ureg_property(ureg, TGSI_PROPERTY_CS_FIXED_BLOCK_HEIGHT,
6530 prog->info.cs.local_size[1]);
6531 ureg_property(ureg, TGSI_PROPERTY_CS_FIXED_BLOCK_DEPTH,
6532 prog->info.cs.local_size[2]);
6533 }
6534
6535 struct sort_inout_decls {
6536 bool operator()(const struct inout_decl &a, const struct inout_decl &b) const {
6537 return mapping[a.mesa_index] < mapping[b.mesa_index];
6538 }
6539
6540 const ubyte *mapping;
6541 };
6542
6543 /* Sort the given array of decls by the corresponding slot (TGSI file index).
6544 *
6545 * This is for the benefit of older drivers which are broken when the
6546 * declarations aren't sorted in this way.
6547 */
6548 static void
6549 sort_inout_decls_by_slot(struct inout_decl *decls,
6550 unsigned count,
6551 const ubyte mapping[])
6552 {
6553 sort_inout_decls sorter;
6554 sorter.mapping = mapping;
6555 std::sort(decls, decls + count, sorter);
6556 }
6557
6558 static enum tgsi_interpolate_mode
6559 st_translate_interp(enum glsl_interp_mode glsl_qual, GLuint varying)
6560 {
6561 switch (glsl_qual) {
6562 case INTERP_MODE_NONE:
6563 if (varying == VARYING_SLOT_COL0 || varying == VARYING_SLOT_COL1)
6564 return TGSI_INTERPOLATE_COLOR;
6565 return TGSI_INTERPOLATE_PERSPECTIVE;
6566 case INTERP_MODE_SMOOTH:
6567 return TGSI_INTERPOLATE_PERSPECTIVE;
6568 case INTERP_MODE_FLAT:
6569 return TGSI_INTERPOLATE_CONSTANT;
6570 case INTERP_MODE_NOPERSPECTIVE:
6571 return TGSI_INTERPOLATE_LINEAR;
6572 default:
6573 assert(0 && "unexpected interp mode in st_translate_interp()");
6574 return TGSI_INTERPOLATE_PERSPECTIVE;
6575 }
6576 }
6577
6578 /**
6579 * Translate intermediate IR (glsl_to_tgsi_instruction) to TGSI format.
6580 * \param program the program to translate
6581 * \param numInputs number of input registers used
6582 * \param inputMapping maps Mesa fragment program inputs to TGSI generic
6583 * input indexes
6584 * \param inputSemanticName the TGSI_SEMANTIC flag for each input
6585 * \param inputSemanticIndex the semantic index (ex: which texcoord) for
6586 * each input
6587 * \param interpMode the TGSI_INTERPOLATE_LINEAR/PERSP mode for each input
6588 * \param numOutputs number of output registers used
6589 * \param outputMapping maps Mesa fragment program outputs to TGSI
6590 * generic outputs
6591 * \param outputSemanticName the TGSI_SEMANTIC flag for each output
6592 * \param outputSemanticIndex the semantic index (ex: which texcoord) for
6593 * each output
6594 *
6595 * \return PIPE_OK or PIPE_ERROR_OUT_OF_MEMORY
6596 */
6597 extern "C" enum pipe_error
6598 st_translate_program(
6599 struct gl_context *ctx,
6600 enum pipe_shader_type procType,
6601 struct ureg_program *ureg,
6602 glsl_to_tgsi_visitor *program,
6603 const struct gl_program *proginfo,
6604 GLuint numInputs,
6605 const ubyte inputMapping[],
6606 const ubyte inputSlotToAttr[],
6607 const ubyte inputSemanticName[],
6608 const ubyte inputSemanticIndex[],
6609 const ubyte interpMode[],
6610 GLuint numOutputs,
6611 const ubyte outputMapping[],
6612 const ubyte outputSemanticName[],
6613 const ubyte outputSemanticIndex[])
6614 {
6615 struct pipe_screen *screen = st_context(ctx)->pipe->screen;
6616 struct st_translate *t;
6617 unsigned i;
6618 struct gl_program_constants *frag_const =
6619 &ctx->Const.Program[MESA_SHADER_FRAGMENT];
6620 enum pipe_error ret = PIPE_OK;
6621
6622 assert(numInputs <= ARRAY_SIZE(t->inputs));
6623 assert(numOutputs <= ARRAY_SIZE(t->outputs));
6624
6625 ASSERT_BITFIELD_SIZE(st_src_reg, type, GLSL_TYPE_ERROR);
6626 ASSERT_BITFIELD_SIZE(st_dst_reg, type, GLSL_TYPE_ERROR);
6627 ASSERT_BITFIELD_SIZE(glsl_to_tgsi_instruction, tex_type, GLSL_TYPE_ERROR);
6628 ASSERT_BITFIELD_SIZE(glsl_to_tgsi_instruction, image_format, PIPE_FORMAT_COUNT);
6629 ASSERT_BITFIELD_SIZE(glsl_to_tgsi_instruction, tex_target,
6630 (gl_texture_index) (NUM_TEXTURE_TARGETS - 1));
6631 ASSERT_BITFIELD_SIZE(glsl_to_tgsi_instruction, image_format,
6632 (enum pipe_format) (PIPE_FORMAT_COUNT - 1));
6633 ASSERT_BITFIELD_SIZE(glsl_to_tgsi_instruction, op,
6634 (enum tgsi_opcode) (TGSI_OPCODE_LAST - 1));
6635
6636 t = CALLOC_STRUCT(st_translate);
6637 if (!t) {
6638 ret = PIPE_ERROR_OUT_OF_MEMORY;
6639 goto out;
6640 }
6641
6642 t->procType = procType;
6643 t->need_uarl = !screen->get_param(screen, PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS);
6644 t->tg4_component_in_swizzle = screen->get_param(screen, PIPE_CAP_TGSI_TG4_COMPONENT_IN_SWIZZLE);
6645 t->inputMapping = inputMapping;
6646 t->outputMapping = outputMapping;
6647 t->ureg = ureg;
6648 t->num_temp_arrays = program->next_array;
6649 if (t->num_temp_arrays)
6650 t->arrays = (struct ureg_dst*)
6651 calloc(t->num_temp_arrays, sizeof(t->arrays[0]));
6652
6653 /*
6654 * Declare input attributes.
6655 */
6656 switch (procType) {
6657 case PIPE_SHADER_FRAGMENT:
6658 case PIPE_SHADER_GEOMETRY:
6659 case PIPE_SHADER_TESS_EVAL:
6660 case PIPE_SHADER_TESS_CTRL:
6661 sort_inout_decls_by_slot(program->inputs, program->num_inputs, inputMapping);
6662
6663 for (i = 0; i < program->num_inputs; ++i) {
6664 struct inout_decl *decl = &program->inputs[i];
6665 unsigned slot = inputMapping[decl->mesa_index];
6666 struct ureg_src src;
6667 ubyte tgsi_usage_mask = decl->usage_mask;
6668
6669 if (glsl_base_type_is_64bit(decl->base_type)) {
6670 if (tgsi_usage_mask == 1)
6671 tgsi_usage_mask = TGSI_WRITEMASK_XY;
6672 else if (tgsi_usage_mask == 2)
6673 tgsi_usage_mask = TGSI_WRITEMASK_ZW;
6674 else
6675 tgsi_usage_mask = TGSI_WRITEMASK_XYZW;
6676 }
6677
6678 enum tgsi_interpolate_mode interp_mode = TGSI_INTERPOLATE_CONSTANT;
6679 enum tgsi_interpolate_loc interp_location = TGSI_INTERPOLATE_LOC_CENTER;
6680 if (procType == PIPE_SHADER_FRAGMENT) {
6681 assert(interpMode);
6682 interp_mode = interpMode[slot] != TGSI_INTERPOLATE_COUNT ?
6683 (enum tgsi_interpolate_mode) interpMode[slot] :
6684 st_translate_interp(decl->interp, inputSlotToAttr[slot]);
6685
6686 interp_location = (enum tgsi_interpolate_loc) decl->interp_loc;
6687 }
6688
6689 src = ureg_DECL_fs_input_cyl_centroid_layout(ureg,
6690 (enum tgsi_semantic) inputSemanticName[slot],
6691 inputSemanticIndex[slot],
6692 interp_mode, 0, interp_location, slot, tgsi_usage_mask,
6693 decl->array_id, decl->size);
6694
6695 for (unsigned j = 0; j < decl->size; ++j) {
6696 if (t->inputs[slot + j].File != TGSI_FILE_INPUT) {
6697 /* The ArrayID is set up in dst_register */
6698 t->inputs[slot + j] = src;
6699 t->inputs[slot + j].ArrayID = 0;
6700 t->inputs[slot + j].Index += j;
6701 }
6702 }
6703 }
6704 break;
6705 case PIPE_SHADER_VERTEX:
6706 for (i = 0; i < numInputs; i++) {
6707 t->inputs[i] = ureg_DECL_vs_input(ureg, i);
6708 }
6709 break;
6710 case PIPE_SHADER_COMPUTE:
6711 break;
6712 default:
6713 assert(0);
6714 }
6715
6716 /*
6717 * Declare output attributes.
6718 */
6719 switch (procType) {
6720 case PIPE_SHADER_FRAGMENT:
6721 case PIPE_SHADER_COMPUTE:
6722 break;
6723 case PIPE_SHADER_GEOMETRY:
6724 case PIPE_SHADER_TESS_EVAL:
6725 case PIPE_SHADER_TESS_CTRL:
6726 case PIPE_SHADER_VERTEX:
6727 sort_inout_decls_by_slot(program->outputs, program->num_outputs, outputMapping);
6728
6729 for (i = 0; i < program->num_outputs; ++i) {
6730 struct inout_decl *decl = &program->outputs[i];
6731 unsigned slot = outputMapping[decl->mesa_index];
6732 struct ureg_dst dst;
6733 ubyte tgsi_usage_mask = decl->usage_mask;
6734
6735 if (glsl_base_type_is_64bit(decl->base_type)) {
6736 if (tgsi_usage_mask == 1)
6737 tgsi_usage_mask = TGSI_WRITEMASK_XY;
6738 else if (tgsi_usage_mask == 2)
6739 tgsi_usage_mask = TGSI_WRITEMASK_ZW;
6740 else
6741 tgsi_usage_mask = TGSI_WRITEMASK_XYZW;
6742 }
6743
6744 dst = ureg_DECL_output_layout(ureg,
6745 (enum tgsi_semantic) outputSemanticName[slot],
6746 outputSemanticIndex[slot],
6747 decl->gs_out_streams,
6748 slot, tgsi_usage_mask, decl->array_id, decl->size, decl->invariant);
6749 dst.Invariant = decl->invariant;
6750 for (unsigned j = 0; j < decl->size; ++j) {
6751 if (t->outputs[slot + j].File != TGSI_FILE_OUTPUT) {
6752 /* The ArrayID is set up in dst_register */
6753 t->outputs[slot + j] = dst;
6754 t->outputs[slot + j].ArrayID = 0;
6755 t->outputs[slot + j].Index += j;
6756 t->outputs[slot + j].Invariant = decl->invariant;
6757 }
6758 }
6759 }
6760 break;
6761 default:
6762 assert(0);
6763 }
6764
6765 if (procType == PIPE_SHADER_FRAGMENT) {
6766 if (program->shader->Program->info.fs.early_fragment_tests ||
6767 program->shader->Program->info.fs.post_depth_coverage) {
6768 ureg_property(ureg, TGSI_PROPERTY_FS_EARLY_DEPTH_STENCIL, 1);
6769
6770 if (program->shader->Program->info.fs.post_depth_coverage)
6771 ureg_property(ureg, TGSI_PROPERTY_FS_POST_DEPTH_COVERAGE, 1);
6772 }
6773
6774 if (proginfo->info.inputs_read & VARYING_BIT_POS) {
6775 /* Must do this after setting up t->inputs. */
6776 emit_wpos(st_context(ctx), t, proginfo, ureg,
6777 program->wpos_transform_const);
6778 }
6779
6780 if (proginfo->info.inputs_read & VARYING_BIT_FACE)
6781 emit_face_var(ctx, t);
6782
6783 for (i = 0; i < numOutputs; i++) {
6784 switch (outputSemanticName[i]) {
6785 case TGSI_SEMANTIC_POSITION:
6786 t->outputs[i] = ureg_DECL_output(ureg,
6787 TGSI_SEMANTIC_POSITION, /* Z/Depth */
6788 outputSemanticIndex[i]);
6789 t->outputs[i] = ureg_writemask(t->outputs[i], TGSI_WRITEMASK_Z);
6790 break;
6791 case TGSI_SEMANTIC_STENCIL:
6792 t->outputs[i] = ureg_DECL_output(ureg,
6793 TGSI_SEMANTIC_STENCIL, /* Stencil */
6794 outputSemanticIndex[i]);
6795 t->outputs[i] = ureg_writemask(t->outputs[i], TGSI_WRITEMASK_Y);
6796 break;
6797 case TGSI_SEMANTIC_COLOR:
6798 t->outputs[i] = ureg_DECL_output(ureg,
6799 TGSI_SEMANTIC_COLOR,
6800 outputSemanticIndex[i]);
6801 break;
6802 case TGSI_SEMANTIC_SAMPLEMASK:
6803 t->outputs[i] = ureg_DECL_output(ureg,
6804 TGSI_SEMANTIC_SAMPLEMASK,
6805 outputSemanticIndex[i]);
6806 /* TODO: If we ever support more than 32 samples, this will have
6807 * to become an array.
6808 */
6809 t->outputs[i] = ureg_writemask(t->outputs[i], TGSI_WRITEMASK_X);
6810 break;
6811 default:
6812 assert(!"fragment shader outputs must be POSITION/STENCIL/COLOR");
6813 ret = PIPE_ERROR_BAD_INPUT;
6814 goto out;
6815 }
6816 }
6817 }
6818 else if (procType == PIPE_SHADER_VERTEX) {
6819 for (i = 0; i < numOutputs; i++) {
6820 if (outputSemanticName[i] == TGSI_SEMANTIC_FOG) {
6821 /* force register to contain a fog coordinate in the form (F, 0, 0, 1). */
6822 ureg_MOV(ureg,
6823 ureg_writemask(t->outputs[i], TGSI_WRITEMASK_YZW),
6824 ureg_imm4f(ureg, 0.0f, 0.0f, 0.0f, 1.0f));
6825 t->outputs[i] = ureg_writemask(t->outputs[i], TGSI_WRITEMASK_X);
6826 }
6827 }
6828 }
6829
6830 if (procType == PIPE_SHADER_COMPUTE) {
6831 emit_compute_block_size(proginfo, ureg);
6832 }
6833
6834 /* Declare address register.
6835 */
6836 if (program->num_address_regs > 0) {
6837 assert(program->num_address_regs <= 3);
6838 for (int i = 0; i < program->num_address_regs; i++)
6839 t->address[i] = ureg_DECL_address(ureg);
6840 }
6841
6842 /* Declare misc input registers
6843 */
6844 {
6845 GLbitfield64 sysInputs = proginfo->info.system_values_read;
6846
6847 for (i = 0; sysInputs; i++) {
6848 if (sysInputs & (1ull << i)) {
6849 enum tgsi_semantic semName = tgsi_get_sysval_semantic(i);
6850
6851 t->systemValues[i] = ureg_DECL_system_value(ureg, semName, 0);
6852
6853 if (semName == TGSI_SEMANTIC_INSTANCEID ||
6854 semName == TGSI_SEMANTIC_VERTEXID) {
6855 /* From Gallium perspective, these system values are always
6856 * integer, and require native integer support. However, if
6857 * native integer is supported on the vertex stage but not the
6858 * pixel stage (e.g, i915g + draw), Mesa will generate IR that
6859 * assumes these system values are floats. To resolve the
6860 * inconsistency, we insert a U2F.
6861 */
6862 struct st_context *st = st_context(ctx);
6863 struct pipe_screen *pscreen = st->pipe->screen;
6864 assert(procType == PIPE_SHADER_VERTEX);
6865 assert(pscreen->get_shader_param(pscreen, PIPE_SHADER_VERTEX, PIPE_SHADER_CAP_INTEGERS));
6866 (void) pscreen;
6867 if (!ctx->Const.NativeIntegers) {
6868 struct ureg_dst temp = ureg_DECL_local_temporary(t->ureg);
6869 ureg_U2F(t->ureg, ureg_writemask(temp, TGSI_WRITEMASK_X),
6870 t->systemValues[i]);
6871 t->systemValues[i] = ureg_scalar(ureg_src(temp), 0);
6872 }
6873 }
6874
6875 if (procType == PIPE_SHADER_FRAGMENT &&
6876 semName == TGSI_SEMANTIC_POSITION)
6877 emit_wpos(st_context(ctx), t, proginfo, ureg,
6878 program->wpos_transform_const);
6879
6880 if (procType == PIPE_SHADER_FRAGMENT &&
6881 semName == TGSI_SEMANTIC_SAMPLEPOS)
6882 emit_samplepos_adjustment(t, program->wpos_transform_const);
6883
6884 sysInputs &= ~(1ull << i);
6885 }
6886 }
6887 }
6888
6889 t->array_sizes = program->array_sizes;
6890 t->input_decls = program->inputs;
6891 t->num_input_decls = program->num_inputs;
6892 t->output_decls = program->outputs;
6893 t->num_output_decls = program->num_outputs;
6894
6895 /* Emit constants and uniforms. TGSI uses a single index space for these,
6896 * so we put all the translated regs in t->constants.
6897 */
6898 if (proginfo->Parameters) {
6899 t->constants = (struct ureg_src *)
6900 calloc(proginfo->Parameters->NumParameters, sizeof(t->constants[0]));
6901 if (t->constants == NULL) {
6902 ret = PIPE_ERROR_OUT_OF_MEMORY;
6903 goto out;
6904 }
6905 t->num_constants = proginfo->Parameters->NumParameters;
6906
6907 for (i = 0; i < proginfo->Parameters->NumParameters; i++) {
6908 unsigned pvo = proginfo->Parameters->ParameterValueOffset[i];
6909
6910 switch (proginfo->Parameters->Parameters[i].Type) {
6911 case PROGRAM_STATE_VAR:
6912 case PROGRAM_UNIFORM:
6913 t->constants[i] = ureg_DECL_constant(ureg, i);
6914 break;
6915
6916 /* Emit immediates for PROGRAM_CONSTANT only when there's no indirect
6917 * addressing of the const buffer.
6918 * FIXME: Be smarter and recognize param arrays:
6919 * indirect addressing is only valid within the referenced
6920 * array.
6921 */
6922 case PROGRAM_CONSTANT:
6923 if (program->indirect_addr_consts)
6924 t->constants[i] = ureg_DECL_constant(ureg, i);
6925 else
6926 t->constants[i] = emit_immediate(t,
6927 proginfo->Parameters->ParameterValues + pvo,
6928 proginfo->Parameters->Parameters[i].DataType,
6929 4);
6930 break;
6931 default:
6932 break;
6933 }
6934 }
6935 }
6936
6937 for (i = 0; i < proginfo->info.num_ubos; i++) {
6938 unsigned size = proginfo->sh.UniformBlocks[i]->UniformBufferSize;
6939 unsigned num_const_vecs = (size + 15) / 16;
6940 unsigned first, last;
6941 assert(num_const_vecs > 0);
6942 first = 0;
6943 last = num_const_vecs > 0 ? num_const_vecs - 1 : 0;
6944 ureg_DECL_constant2D(t->ureg, first, last, i + 1);
6945 }
6946
6947 /* Emit immediate values.
6948 */
6949 t->immediates = (struct ureg_src *)
6950 calloc(program->num_immediates, sizeof(struct ureg_src));
6951 if (t->immediates == NULL) {
6952 ret = PIPE_ERROR_OUT_OF_MEMORY;
6953 goto out;
6954 }
6955 t->num_immediates = program->num_immediates;
6956
6957 i = 0;
6958 foreach_in_list(immediate_storage, imm, &program->immediates) {
6959 assert(i < program->num_immediates);
6960 t->immediates[i++] = emit_immediate(t, imm->values, imm->type, imm->size32);
6961 }
6962 assert(i == program->num_immediates);
6963
6964 /* texture samplers */
6965 for (i = 0; i < frag_const->MaxTextureImageUnits; i++) {
6966 if (program->samplers_used & (1u << i)) {
6967 enum tgsi_return_type type =
6968 st_translate_texture_type(program->sampler_types[i]);
6969
6970 t->samplers[i] = ureg_DECL_sampler(ureg, i);
6971
6972 ureg_DECL_sampler_view(ureg, i, program->sampler_targets[i],
6973 type, type, type, type);
6974 }
6975 }
6976
6977 /* Declare atomic and shader storage buffers. */
6978 {
6979 struct gl_program *prog = program->prog;
6980
6981 if (!st_context(ctx)->has_hw_atomics) {
6982 for (i = 0; i < prog->info.num_abos; i++) {
6983 unsigned index = (prog->info.num_ssbos +
6984 prog->sh.AtomicBuffers[i]->Binding);
6985 assert(prog->sh.AtomicBuffers[i]->Binding <
6986 frag_const->MaxAtomicBuffers);
6987 t->buffers[index] = ureg_DECL_buffer(ureg, index, true);
6988 }
6989 } else {
6990 for (i = 0; i < program->num_atomics; i++) {
6991 struct hwatomic_decl *ainfo = &program->atomic_info[i];
6992 gl_uniform_storage *uni_storage = &prog->sh.data->UniformStorage[ainfo->location];
6993 int base = uni_storage->offset / ATOMIC_COUNTER_SIZE;
6994 ureg_DECL_hw_atomic(ureg, base, base + ainfo->size - 1, ainfo->binding,
6995 ainfo->array_id);
6996 }
6997 }
6998
6999 assert(prog->info.num_ssbos <= frag_const->MaxShaderStorageBlocks);
7000 for (i = 0; i < prog->info.num_ssbos; i++) {
7001 t->buffers[i] = ureg_DECL_buffer(ureg, i, false);
7002 }
7003 }
7004
7005 if (program->use_shared_memory)
7006 t->shared_memory = ureg_DECL_memory(ureg, TGSI_MEMORY_TYPE_SHARED);
7007
7008 for (i = 0; i < program->shader->Program->info.num_images; i++) {
7009 if (program->images_used & (1 << i)) {
7010 t->images[i] = ureg_DECL_image(ureg, i,
7011 program->image_targets[i],
7012 program->image_formats[i],
7013 program->image_wr[i],
7014 false);
7015 }
7016 }
7017
7018 /* Emit each instruction in turn:
7019 */
7020 foreach_in_list(glsl_to_tgsi_instruction, inst, &program->instructions)
7021 compile_tgsi_instruction(t, inst);
7022
7023 /* Set the next shader stage hint for VS and TES. */
7024 switch (procType) {
7025 case PIPE_SHADER_VERTEX:
7026 case PIPE_SHADER_TESS_EVAL:
7027 if (program->shader_program->SeparateShader)
7028 break;
7029
7030 for (i = program->shader->Stage+1; i <= MESA_SHADER_FRAGMENT; i++) {
7031 if (program->shader_program->_LinkedShaders[i]) {
7032 ureg_set_next_shader_processor(
7033 ureg, pipe_shader_type_from_mesa((gl_shader_stage)i));
7034 break;
7035 }
7036 }
7037 break;
7038 default:
7039 ; /* nothing - silence compiler warning */
7040 }
7041
7042 out:
7043 if (t) {
7044 free(t->arrays);
7045 free(t->temps);
7046 free(t->constants);
7047 t->num_constants = 0;
7048 free(t->immediates);
7049 t->num_immediates = 0;
7050 FREE(t);
7051 }
7052
7053 return ret;
7054 }
7055 /* ----------------------------- End TGSI code ------------------------------ */
7056
7057
7058 /**
7059 * Convert a shader's GLSL IR into a Mesa gl_program, although without
7060 * generating Mesa IR.
7061 */
7062 static struct gl_program *
7063 get_mesa_program_tgsi(struct gl_context *ctx,
7064 struct gl_shader_program *shader_program,
7065 struct gl_linked_shader *shader)
7066 {
7067 glsl_to_tgsi_visitor* v;
7068 struct gl_program *prog;
7069 struct gl_shader_compiler_options *options =
7070 &ctx->Const.ShaderCompilerOptions[shader->Stage];
7071 struct pipe_screen *pscreen = ctx->st->pipe->screen;
7072 enum pipe_shader_type ptarget = pipe_shader_type_from_mesa(shader->Stage);
7073 unsigned skip_merge_registers;
7074
7075 validate_ir_tree(shader->ir);
7076
7077 prog = shader->Program;
7078
7079 prog->Parameters = _mesa_new_parameter_list();
7080 v = new glsl_to_tgsi_visitor();
7081 v->ctx = ctx;
7082 v->prog = prog;
7083 v->shader_program = shader_program;
7084 v->shader = shader;
7085 v->options = options;
7086 v->native_integers = ctx->Const.NativeIntegers;
7087
7088 v->have_sqrt = pscreen->get_shader_param(pscreen, ptarget,
7089 PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED);
7090 v->have_fma = pscreen->get_shader_param(pscreen, ptarget,
7091 PIPE_SHADER_CAP_TGSI_FMA_SUPPORTED);
7092 v->has_tex_txf_lz = pscreen->get_param(pscreen,
7093 PIPE_CAP_TGSI_TEX_TXF_LZ);
7094 v->need_uarl = !pscreen->get_param(pscreen, PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS);
7095
7096 v->tg4_component_in_swizzle = pscreen->get_param(pscreen, PIPE_CAP_TGSI_TG4_COMPONENT_IN_SWIZZLE);
7097 v->variables = _mesa_hash_table_create(v->mem_ctx, _mesa_hash_pointer,
7098 _mesa_key_pointer_equal);
7099 skip_merge_registers =
7100 pscreen->get_shader_param(pscreen, ptarget,
7101 PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERS);
7102
7103 _mesa_generate_parameters_list_for_uniforms(ctx, shader_program, shader,
7104 prog->Parameters);
7105
7106 /* Remove reads from output registers. */
7107 if (!pscreen->get_param(pscreen, PIPE_CAP_TGSI_CAN_READ_OUTPUTS))
7108 lower_output_reads(shader->Stage, shader->ir);
7109
7110 /* Emit intermediate IR for main(). */
7111 visit_exec_list(shader->ir, v);
7112
7113 #if 0
7114 /* Print out some information (for debugging purposes) used by the
7115 * optimization passes. */
7116 {
7117 int i;
7118 int *first_writes = ralloc_array(v->mem_ctx, int, v->next_temp);
7119 int *first_reads = ralloc_array(v->mem_ctx, int, v->next_temp);
7120 int *last_writes = ralloc_array(v->mem_ctx, int, v->next_temp);
7121 int *last_reads = ralloc_array(v->mem_ctx, int, v->next_temp);
7122
7123 for (i = 0; i < v->next_temp; i++) {
7124 first_writes[i] = -1;
7125 first_reads[i] = -1;
7126 last_writes[i] = -1;
7127 last_reads[i] = -1;
7128 }
7129 v->get_first_temp_read(first_reads);
7130 v->get_last_temp_read_first_temp_write(last_reads, first_writes);
7131 v->get_last_temp_write(last_writes);
7132 for (i = 0; i < v->next_temp; i++)
7133 printf("Temp %d: FR=%3d FW=%3d LR=%3d LW=%3d\n", i, first_reads[i],
7134 first_writes[i],
7135 last_reads[i],
7136 last_writes[i]);
7137 ralloc_free(first_writes);
7138 ralloc_free(first_reads);
7139 ralloc_free(last_writes);
7140 ralloc_free(last_reads);
7141 }
7142 #endif
7143
7144 /* Perform optimizations on the instructions in the glsl_to_tgsi_visitor. */
7145 v->simplify_cmp();
7146 v->copy_propagate();
7147
7148 while (v->eliminate_dead_code());
7149
7150 v->merge_two_dsts();
7151
7152 if (!skip_merge_registers) {
7153 v->split_arrays();
7154 v->copy_propagate();
7155 while (v->eliminate_dead_code());
7156
7157 v->merge_registers();
7158 v->copy_propagate();
7159 while (v->eliminate_dead_code());
7160 }
7161
7162 v->renumber_registers();
7163
7164 /* Write the END instruction. */
7165 v->emit_asm(NULL, TGSI_OPCODE_END);
7166
7167 if (ctx->_Shader->Flags & GLSL_DUMP) {
7168 _mesa_log("\n");
7169 _mesa_log("GLSL IR for linked %s program %d:\n",
7170 _mesa_shader_stage_to_string(shader->Stage),
7171 shader_program->Name);
7172 _mesa_print_ir(_mesa_get_log_file(), shader->ir, NULL);
7173 _mesa_log("\n\n");
7174 }
7175
7176 do_set_program_inouts(shader->ir, prog, shader->Stage);
7177
7178 _mesa_copy_linked_program_data(shader_program, shader);
7179
7180 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_SKIP_SHRINK_IO_ARRAYS)) {
7181 mark_array_io(v->inputs, v->num_inputs,
7182 &prog->info.inputs_read,
7183 prog->DualSlotInputs,
7184 &prog->info.patch_inputs_read);
7185
7186 mark_array_io(v->outputs, v->num_outputs,
7187 &prog->info.outputs_written, 0ULL,
7188 &prog->info.patch_outputs_written);
7189 } else {
7190 shrink_array_declarations(v->inputs, v->num_inputs,
7191 &prog->info.inputs_read,
7192 prog->DualSlotInputs,
7193 &prog->info.patch_inputs_read);
7194 shrink_array_declarations(v->outputs, v->num_outputs,
7195 &prog->info.outputs_written, 0ULL,
7196 &prog->info.patch_outputs_written);
7197 }
7198
7199 count_resources(v, prog);
7200
7201 /* The GLSL IR won't be needed anymore. */
7202 ralloc_free(shader->ir);
7203 shader->ir = NULL;
7204
7205 /* This must be done before the uniform storage is associated. */
7206 if (shader->Stage == MESA_SHADER_FRAGMENT &&
7207 (prog->info.inputs_read & VARYING_BIT_POS ||
7208 prog->info.system_values_read & (1ull << SYSTEM_VALUE_FRAG_COORD) ||
7209 prog->info.system_values_read & (1ull << SYSTEM_VALUE_SAMPLE_POS))) {
7210 static const gl_state_index16 wposTransformState[STATE_LENGTH] = {
7211 STATE_INTERNAL, STATE_FB_WPOS_Y_TRANSFORM
7212 };
7213
7214 v->wpos_transform_const = _mesa_add_state_reference(prog->Parameters,
7215 wposTransformState);
7216 }
7217
7218 /* Avoid reallocation of the program parameter list, because the uniform
7219 * storage is only associated with the original parameter list.
7220 * This should be enough for Bitmap and DrawPixels constants.
7221 */
7222 _mesa_reserve_parameter_storage(prog->Parameters, 8);
7223
7224 /* This has to be done last. Any operation the can cause
7225 * prog->ParameterValues to get reallocated (e.g., anything that adds a
7226 * program constant) has to happen before creating this linkage.
7227 */
7228 _mesa_associate_uniform_storage(ctx, shader_program, prog);
7229 if (!shader_program->data->LinkStatus) {
7230 free_glsl_to_tgsi_visitor(v);
7231 _mesa_reference_program(ctx, &shader->Program, NULL);
7232 return NULL;
7233 }
7234
7235 st_program(prog)->glsl_to_tgsi = v;
7236
7237 PRINT_STATS(v->print_stats());
7238
7239 return prog;
7240 }
7241
7242 /* See if there are unsupported control flow statements. */
7243 class ir_control_flow_info_visitor : public ir_hierarchical_visitor {
7244 private:
7245 const struct gl_shader_compiler_options *options;
7246 public:
7247 ir_control_flow_info_visitor(const struct gl_shader_compiler_options *options)
7248 : options(options),
7249 unsupported(false)
7250 {
7251 }
7252
7253 virtual ir_visitor_status visit_enter(ir_function *ir)
7254 {
7255 /* Other functions are skipped (same as glsl_to_tgsi). */
7256 if (strcmp(ir->name, "main") == 0)
7257 return visit_continue;
7258
7259 return visit_continue_with_parent;
7260 }
7261
7262 virtual ir_visitor_status visit_enter(ir_call *ir)
7263 {
7264 if (!ir->callee->is_intrinsic()) {
7265 unsupported = true; /* it's a function call */
7266 return visit_stop;
7267 }
7268 return visit_continue;
7269 }
7270
7271 virtual ir_visitor_status visit_enter(ir_return *ir)
7272 {
7273 if (options->EmitNoMainReturn) {
7274 unsupported = true;
7275 return visit_stop;
7276 }
7277 return visit_continue;
7278 }
7279
7280 bool unsupported;
7281 };
7282
7283 static bool
7284 has_unsupported_control_flow(exec_list *ir,
7285 const struct gl_shader_compiler_options *options)
7286 {
7287 ir_control_flow_info_visitor visitor(options);
7288 visit_list_elements(&visitor, ir);
7289 return visitor.unsupported;
7290 }
7291
7292 /**
7293 * Link a shader.
7294 * This actually involves converting GLSL IR into an intermediate TGSI-like IR
7295 * with code lowering and other optimizations.
7296 */
7297 GLboolean
7298 st_link_tgsi(struct gl_context *ctx, struct gl_shader_program *prog)
7299 {
7300 struct pipe_screen *pscreen = ctx->st->pipe->screen;
7301
7302 for (unsigned i = 0; i < MESA_SHADER_STAGES; i++) {
7303 struct gl_linked_shader *shader = prog->_LinkedShaders[i];
7304 if (shader == NULL)
7305 continue;
7306
7307 exec_list *ir = shader->ir;
7308 gl_shader_stage stage = shader->Stage;
7309 enum pipe_shader_type ptarget = pipe_shader_type_from_mesa(stage);
7310 const struct gl_shader_compiler_options *options =
7311 &ctx->Const.ShaderCompilerOptions[stage];
7312
7313 unsigned if_threshold = pscreen->get_shader_param(pscreen, ptarget,
7314 PIPE_SHADER_CAP_LOWER_IF_THRESHOLD);
7315 if (ctx->Const.GLSLOptimizeConservatively) {
7316 /* Do it once and repeat only if there's unsupported control flow. */
7317 do {
7318 do_common_optimization(ir, true, true, options,
7319 ctx->Const.NativeIntegers);
7320 lower_if_to_cond_assign((gl_shader_stage)i, ir,
7321 options->MaxIfDepth, if_threshold);
7322 } while (has_unsupported_control_flow(ir, options));
7323 } else {
7324 /* Repeat it until it stops making changes. */
7325 bool progress;
7326 do {
7327 progress = do_common_optimization(ir, true, true, options,
7328 ctx->Const.NativeIntegers);
7329 progress |= lower_if_to_cond_assign((gl_shader_stage)i, ir,
7330 options->MaxIfDepth, if_threshold);
7331 } while (progress);
7332 }
7333
7334 /* Do this again to lower ir_binop_vector_extract introduced
7335 * by optimization passes.
7336 */
7337 do_vec_index_to_cond_assign(ir);
7338
7339 validate_ir_tree(ir);
7340
7341 struct gl_program *linked_prog =
7342 get_mesa_program_tgsi(ctx, prog, shader);
7343 st_set_prog_affected_state_flags(linked_prog);
7344
7345 if (linked_prog) {
7346 if (!ctx->Driver.ProgramStringNotify(ctx,
7347 _mesa_shader_stage_to_program(i),
7348 linked_prog)) {
7349 _mesa_reference_program(ctx, &shader->Program, NULL);
7350 return GL_FALSE;
7351 }
7352 }
7353 }
7354
7355 return GL_TRUE;
7356 }