projects / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 695814a) | patch
gallivm: implement correct indirect addressing of temp registers
authorBrian Paul <brianp@vmware.com>
Wed, 21 Jul 2010 15:10:49 +0000 (09:10 -0600)
committerBrian Paul <brianp@vmware.com>
Wed, 21 Jul 2010 16:16:32 +0000 (10:16 -0600)
commit105ed7dfd4abc94db1ce0cba2967ac0491158389
treea796cd7fba19388b7106b1095b80be31bde20446tree
parent695814a15b4d64e1fa829d51f18c4089837929c3commit | diff
gallivm: implement correct indirect addressing of temp registers

As with indexing the const buffer, the ADDR reg may have totally
different values for each element.  Need to use a gather operation.
src/gallium/auxiliary/gallivm/lp_bld_tgsi_soa.c diff | blob | history