csr.bus.{Multiplexer↔Decoder}
authorwhitequark <whitequark@whitequark.org>
Fri, 25 Oct 2019 21:30:46 +0000 (21:30 +0000)
committerwhitequark <whitequark@whitequark.org>
Fri, 25 Oct 2019 21:30:56 +0000 (21:30 +0000)
commit7d76126fecd25d4242e64f14728041f760c4fac3
tree404833f8dfb456de1bbce8d83d049245022a2380
parent2a634b3a43739d024ff1f57c1d35aa891a47e3dc
csr.bus.{Multiplexer↔Decoder}

This reverses the rename done in commit 5520e0d7. Commit 2a634b3a
introduced a Multiplexer that doesn't actually do multiplexing, so
revert that to make everything less confusing.
nmigen_soc/csr/bus.py
nmigen_soc/test/test_csr_bus.py