projects
/
nmigen-soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(from parent 1:
5136791
)
more whitespace
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 20 Jun 2020 00:07:24 +0000
(
01:07
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sat, 20 Jun 2020 00:07:24 +0000
(
01:07
+0100)
nmigen_soc/memory.py
patch
|
blob
|
history
diff --git
a/nmigen_soc/memory.py
b/nmigen_soc/memory.py
index 8f1e6a18ce43e6e363fdd8723e48e6f81583fc00..85d8cd887cd693b40f7c4517a005fc8748c2e5ca 100644
(file)
--- a/
nmigen_soc/memory.py
+++ b/
nmigen_soc/memory.py
@@
-144,7
+144,8
@@
class MemoryMap:
if addr > (1 << self.addr_width) or addr + \
size > (1 << self.addr_width):
- raise ValueError("Address range {:#x}..{:#x} out of bounds for memory map spanning "
+ raise ValueError("Address range {:#x}..{:#x} out of bounds "
+ "for memory map spanning "
"range {:#x}..{:#x} ({} address bits)"
.format(addr, addr + size, 0,
1 << self.addr_width, self.addr_width))