projects / nmigen-soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
must not delay ack to wb request in SRAM
[nmigen-soc.git] / nmigen_soc / wishbone / bus.py
2020-09-22 Luke Kenneth Casso... add (dummy) src_loc_at parameter commit | commitdiff
2020-06-20 Luke Kenneth Casso... resolve internal (nmigen_soc) imports commit | commitdiff
2020-06-20 Luke Kenneth Casso... fix nmigen imports commit | commitdiff
2020-06-20 Luke Kenneth Casso... more declaration of singleton objects commit | commitdiff
2020-06-20 Luke Kenneth Casso... whitespace error somehow commit | commitdiff
2020-06-19 Luke Kenneth Casso... more whitespace cleanup commit | commitdiff
2020-06-19 Luke Kenneth Casso... comment cleanup commit | commitdiff
2020-06-19 Luke Kenneth Casso... autopep8 cleanup commit | commitdiff
2020-06-19 Luke Kenneth Casso... whitespace cleanup commit | commitdiff
2020-01-30 Harry Howishbone: fix docstring & unneeded parameter for Interc... commit | commitdiff
2020-01-29 Harry Howishbone.bus: borrow & re-design Arbiter from 'jfng... commit | commitdiff
2020-01-29 Harry Howishbone: fix that RoundRobin might assert CYC indefinitely commit | commitdiff
2020-01-29 Harry Howishbone: add Arbiter, RoundRobin, SRAM, InterconnectShared commit | commitdiff
2020-01-22 Jean-François Nguyenwishbone.bus: add Arbiter. commit | commitdiff
2019-10-26 whitequarkwishbone.bus: add Decoder. commit | commitdiff
2019-10-26 whitequarkwishbone.bus.Interface: add support for LOCK_IO signal. commit | commitdiff
2019-10-25 whitequarkwishbone.bus: add Interface. commit | commitdiff