projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 96218b1) | patch
Correct c.li and c.lui disassembly (#118)
authorPalmer Dabbelt <palmer@dabbelt.com>
Thu, 10 Aug 2017 22:50:30 +0000 (15:50 -0700)
committerAndrew Waterman <aswaterman@gmail.com>
Thu, 10 Aug 2017 22:50:30 +0000 (15:50 -0700)
commit7f746b7c2f27f6271640efaeb2cde86fd1b86957
tree85ae2ddd46ec55a058fd3a4a1dba5c81eaeae2dftree
parent96218b1cdc0cd395d150e7db08a1b84ea1ae1543commit | diff
Correct c.li and c.lui disassembly (#118)

I currently get this disassembly

    00004881 jr      a7

but if I understand that's incorrect and I want

    00004881 li      a7, 0

If I'm reading the ISA manual correctly, the disassembler was just wrong
here.
spike_main/disasm.cc diff | blob | history
Simple-V augmented version of spike