Update README
[riscv-isa-sim.git] / tests /
drwxr-xr-x   ..
-rwxr-xr-x 715 ebreak.py
-rw-r--r-- 76 ebreak.s
-rw-r--r-- 3439 testlib.py