Shrink hex dumps
[riscv-tests.git] / isa / rv32ui / bltu.S
1 #*****************************************************************************
2 # bltu.S
3 #-----------------------------------------------------------------------------
4 #
5 # Test bltu instruction.
6 #
7
8 #include "riscv_test.h"
9 #include "test_macros.h"
10
11 RVTEST_RV32U
12 RVTEST_CODE_BEGIN
13
14 #-------------------------------------------------------------
15 # Branch tests
16 #-------------------------------------------------------------
17
18 # Each test checks both forward and backward branches
19
20 TEST_BR2_OP_TAKEN( 2, bltu, 0x00000000, 0x00000001 );
21 TEST_BR2_OP_TAKEN( 3, bltu, 0xfffffffe, 0xffffffff );
22 TEST_BR2_OP_TAKEN( 4, bltu, 0x00000000, 0xffffffff );
23
24 TEST_BR2_OP_NOTTAKEN( 5, bltu, 0x00000001, 0x00000000 );
25 TEST_BR2_OP_NOTTAKEN( 6, bltu, 0xffffffff, 0xfffffffe );
26 TEST_BR2_OP_NOTTAKEN( 7, bltu, 0xffffffff, 0x00000000 );
27 TEST_BR2_OP_NOTTAKEN( 8, bltu, 0x80000000, 0x7fffffff );
28
29 #-------------------------------------------------------------
30 # Bypassing tests
31 #-------------------------------------------------------------
32
33 TEST_BR2_SRC12_BYPASS( 9, 0, 0, bltu, 0xf0000000, 0xefffffff );
34 TEST_BR2_SRC12_BYPASS( 10, 0, 1, bltu, 0xf0000000, 0xefffffff );
35 TEST_BR2_SRC12_BYPASS( 11, 0, 2, bltu, 0xf0000000, 0xefffffff );
36 TEST_BR2_SRC12_BYPASS( 12, 1, 0, bltu, 0xf0000000, 0xefffffff );
37 TEST_BR2_SRC12_BYPASS( 13, 1, 1, bltu, 0xf0000000, 0xefffffff );
38 TEST_BR2_SRC12_BYPASS( 14, 2, 0, bltu, 0xf0000000, 0xefffffff );
39
40 TEST_BR2_SRC12_BYPASS( 15, 0, 0, bltu, 0xf0000000, 0xefffffff );
41 TEST_BR2_SRC12_BYPASS( 16, 0, 1, bltu, 0xf0000000, 0xefffffff );
42 TEST_BR2_SRC12_BYPASS( 17, 0, 2, bltu, 0xf0000000, 0xefffffff );
43 TEST_BR2_SRC12_BYPASS( 18, 1, 0, bltu, 0xf0000000, 0xefffffff );
44 TEST_BR2_SRC12_BYPASS( 19, 1, 1, bltu, 0xf0000000, 0xefffffff );
45 TEST_BR2_SRC12_BYPASS( 20, 2, 0, bltu, 0xf0000000, 0xefffffff );
46
47 #-------------------------------------------------------------
48 # Test delay slot instructions not executed nor bypassed
49 #-------------------------------------------------------------
50
51 TEST_CASE( 21, x1, 3, \
52 li x1, 1; \
53 bltu x0, x1, 1f; \
54 addi x1, x1, 1; \
55 addi x1, x1, 1; \
56 addi x1, x1, 1; \
57 addi x1, x1, 1; \
58 1: addi x1, x1, 1; \
59 addi x1, x1, 1; \
60 )
61
62 TEST_PASSFAIL
63
64 RVTEST_CODE_END
65
66 .data
67 RVTEST_DATA_BEGIN
68
69 TEST_DATA
70
71 RVTEST_DATA_END