correctly set SR_EA bit for all vector physical tests
[riscv-tests.git] / isa / rv64uv / imul.S
index 0925e59de724db46b6c513e83dab2898bc8ebe67..1b3a2dd71a70b1dda7e3dd1164ab586d93a38b2a 100644 (file)
@@ -8,7 +8,7 @@
 #include "riscv_test.h"
 #include "test_macros.h"
 
-RVTEST_RV64U
+RVTEST_RV64UV
 RVTEST_CODE_BEGIN
 
   vsetcfg 3,0