correctly set SR_EA bit for all vector physical tests
[riscv-tests.git] / isa / rv64uv / vmsv.S
index b66288c23ea18e77d953d8f1ef6f99a112017075..d469e59b5e86f65176390a1aa56f81aca645582c 100644 (file)
@@ -8,7 +8,7 @@
 #include "riscv_test.h"
 #include "test_macros.h"
 
-RVTEST_RV64U
+RVTEST_RV64UV
 RVTEST_CODE_BEGIN
 
   vsetcfg 3,0