projects / riscv-tests.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7906408)
breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)
authorTommy Thorn <tommy-github-email@thorn.ws>
Thu, 6 Sep 2018 18:07:42 +0000 (11:07 -0700)
committerAndrew Waterman <aswaterman@gmail.com>
Thu, 6 Sep 2018 18:07:42 +0000 (11:07 -0700)
isa/rv64mi/breakpoint.S patch | blob | history

diff --git a/isa/rv64mi/breakpoint.S b/isa/rv64mi/breakpoint.S
index 647430b8daa5865b836cd8caf255b8f63b58a004..df415a16f6467e283ef37ccbd575755ac557aa3b 100644 (file)
--- a/isa/rv64mi/breakpoint.S
+++ b/isa/rv64mi/breakpoint.S
@@ -29,7 +29,7 @@ RVTEST_CODE_BEGIN
 
   la a2, 1f
   csrw tdata2, a2
 
   la a2, 1f
   csrw tdata2, a2
-  li a0, MCONTROL_M | MCONTROL_EXECUTE
+  li a0, (2 << (__riscv_xlen - 4)) | MCONTROL_M | MCONTROL_EXECUTE
   csrw tdata1, a0
   # Skip if breakpoint type is unsupported.
   csrr a1, tdata1
   csrw tdata1, a0
   # Skip if breakpoint type is unsupported.
   csrr a1, tdata1