projects / riscv-tests.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Merge pull request #21 from sifive/add_freedom_sim_targets
[riscv-tests.git] / debug / programs /
2016-08-08 Megan WachsMerge remote-tracking branch 'origin/master' tree | commitdiff
2016-07-28 Tim NewsomeAdd tests for virtual priv register. tree | commitdiff
2016-07-20 Andrew WatermanMerge pull request #17 from timsifive/debug tree | commitdiff
2016-07-19 Tim NewsomeAdd 32-bit support. tree | commitdiff
2016-07-19 Tim NewsomeI think I've finally got malloc working right. tree | commitdiff
2016-07-19 Tim NewsomeMake variables local again, now that gdb is "fixed." tree | commitdiff
2016-07-19 Tim NewsomeAdd test for gdb function calls. tree | commitdiff
2016-07-19 Tim NewsomeTest step over invalid instruction. tree | commitdiff
2016-07-19 Tim NewsomeAdd explicit test for stepping over branches/jumps. tree | commitdiff
2016-07-19 Tim NewsomeMake tests work with broken 32-bit compiler. tree | commitdiff
2016-07-19 Tim NewsomeAdd simple register tests. tree | commitdiff
2016-07-19 Tim NewsomeAdd block test. tree | commitdiff
2016-07-19 Tim NewsomeAll tests pass with spike now. tree | commitdiff
2016-07-19 Tim NewsomeMade some progress towards working with spike. tree | commitdiff
2016-07-19 Tim NewsomeWIP on debug testing. tree | commitdiff