Remove instruction width assumptions to support RVC
[riscv-tests.git] / isa / rv32mi / csr.S
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests