Don't use stats register; refer to uarch counters by number
[riscv-tests.git] / isa / rv32mi / timer.S
2015-07-05 Andrew WatermanNew M-mode timers
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests