projects / riscv-tests.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
bump env
[riscv-tests.git] / isa / rv32si / Makefrag
2016-07-22 Andrew WatermanMove rv32mi dirty bit test to rv32si commit | commitdiff
2016-03-15 Andrew WatermanMerge branch 'priv-1.9' commit | commitdiff
2016-03-10 Andrew WatermanAdd missing rv32mi/rv32si tests commit | commitdiff
2016-03-03 Andrew WatermanSome S-mode tests really only belong in M-mode commit | commitdiff
2015-07-05 Andrew WatermanNew M-mode timers commit | commitdiff
2015-04-04 Andrew WatermanRun RV32 tests on spike with --isa=RV32 commit | commitdiff
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests commit | commitdiff
2015-03-13 Andrew WatermanUpdate to new privileged spec commit | commitdiff
2014-11-13 Yunsup Leeremove zscale specific tests commit | commitdiff
2014-11-13 Yunsup Leebeef up rv32si tests commit | commitdiff
2014-02-11 Adam IzraelevitzMerge branch 'master' of github.com:ucb-bar/riscv-tests commit | commitdiff
2014-02-01 Andrew WatermanAdd rv32si tests, including illegality of shamt[5] commit | commitdiff