Disable TriggerDmode while spike is changed.
[riscv-tests.git] / isa / rv32uf /
2016-09-07 Andrew WatermanAdd rv32uf tests