projects / riscv-tests.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Some S-mode tests really only belong in M-mode
[riscv-tests.git] / isa / rv32ui / Makefrag
2015-03-16 Yunsup Leerevamp vector tests with new privileged spec, and add... blob | commitdiff | raw
2014-08-28 Christopher CelioAdded "simple" test to rv32ui. blob | commitdiff | raw | diff to current
2014-02-11 Adam IzraelevitzMerge branch 'master' of github.com:ucb-bar/riscv-tests blob | commitdiff | raw | diff to current
2014-01-24 Eric LoveDone with rv32ui asm test ports blob | commitdiff | raw | diff to current
2014-01-24 Eric LoveFixed srl, srli blob | commitdiff | raw | diff to current
2014-01-24 Eric Lovesrl and srai blob | commitdiff | raw | diff to current
2014-01-23 Eric LoveFirst round of rv32ui asm tests blob | commitdiff | raw | diff to current
2013-08-12 Sebastien MiroloMerge branch 'master' of git://github.com/ucb-bar/riscv... blob | commitdiff | raw | diff to current
2013-07-26 Andrew WatermanRemove JALR static hints blob | commitdiff | raw | diff to current
2013-04-30 Andrew Watermanadd first RV32 tests blob | commitdiff | raw | diff to current