Clear triggers during entry.
[riscv-tests.git] / isa / rv64mi / ma_fetch.S
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests