projects / riscv-tests.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Merge branch 'master' of github.com:ucb-bar/riscv-tests
[riscv-tests.git] / isa / rv64uv / amoor_w.S
2014-02-11 Adam IzraelevitzMerge branch 'master' of github.com:ucb-bar/riscv-tests blob | commitdiff | raw
2014-01-31 Andrew WatermanReference TESTNUM instead of x28 directly blob | commitdiff | raw
2013-11-06 Yunsup Leecorrectly set SR_EA bit for all vector physical tests blob | commitdiff | raw | diff to current
2013-10-17 Yunsup Leefix broken amoor_w rv64uv test blob | commitdiff | raw | diff to current
2013-10-10 Christopher CelioMerge branch 'master' of github.com:ucb-bar/riscv-tests blob | commitdiff | raw | diff to current
2013-10-10 Yunsup Leerevamp hwacha tests blob | commitdiff | raw | diff to current
2013-04-22 Yunsup Leeinitial commit blob | commitdiff | raw | diff to current