Add a top-level make clean target.
[riscv-tests.git] / isa / rv64uv / movn.S
2015-01-10 Andrew WatermanAdd LICENSE
2013-11-06 Yunsup Leecorrectly set SR_EA bit for all vector physical tests
2013-10-10 Christopher CelioMerge branch 'master' of github.com:ucb-bar/riscv-tests
2013-10-10 Yunsup Leerevamp hwacha tests
2013-04-22 Yunsup Leeinitial commit