git.libre-soc.org Git - riscv-tests.git/search

2014-03-26	Andrew Waterman	Make qsort input size more reasonable	commit \| commitdiff \| tree
2014-03-26	Andrew Waterman	Make qsort benchmark more meaningful	commit \| commitdiff \| tree
2014-03-18	Andrew Waterman	Check FP corner cases and flags	commit \| commitdiff \| tree
2014-03-07	Andrew Waterman	Add fclass.{s\|d} test	commit \| commitdiff \| tree
2014-02-11	Andrew Waterman	Revert to old AUIPC definition	commit \| commitdiff \| tree
2014-02-06	Andrew Waterman	Improve VM trap entry code	commit \| commitdiff \| tree
2014-02-06	Andrew Waterman	Clean up benchmarks; support uarch-specific counters	commit \| commitdiff \| tree
2014-02-01	Andrew Waterman	Shrink hex dumps	commit \| commitdiff \| tree
2014-02-01	Andrew Waterman	Add rv32si tests, including illegality of shamt[5]	commit \| commitdiff \| tree
2014-01-31	Andrew Waterman	Make CSR test much more robust	commit \| commitdiff \| tree
2014-01-31	Andrew Waterman	Reference TESTNUM instead of x28 directly	commit \| commitdiff \| tree
2014-01-22	Andrew Waterman	Add CSRRx/CSRRxI test	commit \| commitdiff \| tree
2014-01-16	Andrew Waterman	Make LR/SC test more thorough	commit \| commitdiff \| tree
2014-01-14	Andrew Waterman	Update v env	commit \| commitdiff \| tree
2013-11-25	Andrew Waterman	Update benchmarks to new privileged ISA	commit \| commitdiff \| tree
2013-11-24	Andrew Waterman	Update to new privileged ISA	commit \| commitdiff \| tree
2013-06-10	Andrew Waterman	Don't disassemble zeros	commit \| commitdiff \| tree