Enable LR/SC tests, even for uniprocessors
[riscv-tests.git] / isa /
drwxr-xr-x   ..
-rw-r--r-- 6 .gitignore
-rw-r--r-- 2762 Makefile
drwxr-xr-x - macros
drwxr-xr-x - rv32mi
drwxr-xr-x - rv32si
drwxr-xr-x - rv32ui
drwxr-xr-x - rv64mi
drwxr-xr-x - rv64si
drwxr-xr-x - rv64uf
drwxr-xr-x - rv64ui