rv32_sim:
	iverilog -o rv32 -Wall cpu.v cpu_alu.v cpu_fetch_stage.v \
	                cpu_memory_interface.v vga*.v cpu_decoder.v \
	block_memory.v block_memory_16kbit.v \
	main.v main_test.v