add Makefile for verilog compilation
[rv32.git] / cpu_handle_trap.py
2018-11-28 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2018-11-28 Luke Kenneth Casso... handle_trap returns values that get manually transferre...
2018-11-27 Luke Kenneth Casso... remove trap_handled, remove w_en
2018-11-27 Luke Kenneth Casso... move handle trap out to separate module, bit messy
2018-11-27 Luke Kenneth Casso... split out cpu handle_trap