use git submodule soclayout for source files, rather than
[soc-cocotb-sim.git] / ls180 / post_pnr / cocotb_v /
drwxr-xr-x   ..
-rw-r--r-- 289 Makefile
-rw-r--r-- 98 idcode.svf
-rwxr-xr-x 902 run_verilator_chip.sh
-rw-r--r-- 8197 test.py