projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 25b225a) | patch
doh, bus-hack was the wrong way round. *output* the address with
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 23:37:28 +0000 (23:37 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 3 Jan 2022 23:37:28 +0000 (23:37 +0000)
commit44854be174b951a3cc8aa62f0d5490b377ba0696
treeea32085a41a6508827a3fead0cd1834c53dc12d4tree
parent25b225af4ae4e6dafa25f854f5cf4c3861d06045commit | diff
doh, bus-hack was the wrong way round. *output* the address with
3 extra LSBs at the front to fix the wishbone incompatibility
src/soc/simple/issuer.py diff | blob | history