projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5f2b0e1) | patch
add start on cache_ram.vhdl to nmigen conversion
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 7 Sep 2020 12:24:42 +0000 (13:24 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 7 Sep 2020 12:24:42 +0000 (13:24 +0100)
commit81b9a9f032ae59aaa92cebae073e4432eefde564
tree921397b3bc5e361f56b823931f4f1c4254815968tree
parent5f2b0e1fd37607ed765f928d232469a80e335018commit | diff
add start on cache_ram.vhdl to nmigen conversion
src/soc/experiment/cache_ram.py [new file with mode: 0644] blob