projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1188b7a) | patch
set separate "iside" signal in LoadStore1 to not confuse it
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 7 Dec 2021 15:51:34 +0000 (15:51 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 7 Dec 2021 15:51:34 +0000 (15:51 +0000)
commit983091685a5331ad643c7a5be5bd293c059e8f36
tree19fb55b5d76bf7a52184d4b79516ae86d5b0e0d3tree
parent1188b7a904132524ef12ed71d907fb2db115cdbccommit | diff
set separate "iside" signal in LoadStore1 to not confuse it
with instr_fault (exception flag).  starting to experiment getting
instruction-side MMU requests to trigger
src/soc/experiment/test/test_loadstore1.py diff | blob | history
src/soc/fu/ldst/loadstore.py diff | blob | history