projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 92f1fee) | patch
Adjust PortInterface traces according to MMU option
authorCesar Strauss <cestrauss@gmail.com>
Mon, 16 Aug 2021 21:39:39 +0000 (18:39 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Mon, 16 Aug 2021 22:10:45 +0000 (19:10 -0300)
commit9f88e4ba914452edca81ceca48ad6504df204e92
tree0c51587a84f1a12573d8e6fdd12ddeaf6113429ftree
parent92f1fee9b0d27e8638c080584aaa38286b1f5da0commit | diff
Adjust PortInterface traces according to MMU option

The hierarchy of PortInterface changes when the MMU is present. Set the
correct module path, so the traces don't vanish in the GTKWave document.
src/soc/simple/test/test_runner.py diff | blob | history