projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 39f02e5) | patch
mem_types.py add more types from common.vhdl
authorCole Poirier <colepoirier@gmail.com>
Thu, 13 Aug 2020 19:01:11 +0000 (12:01 -0700)
committerCole Poirier <colepoirier@gmail.com>
Thu, 13 Aug 2020 19:01:11 +0000 (12:01 -0700)
commitc7e1f71fd11e2009fd543ca7c036e7756e293a37
treef2bb65aefe9ffeff7ac3e6fcc18f38d34b165565tree
parent39f02e5b5f4f8c982ebf6f2333a0a5a4e5816576commit | diff
mem_types.py add more types from common.vhdl
src/soc/experiment/mem_types.py diff | blob | history