projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 39f8d6a) | patch
adding XICS wb slave devices to litex sim
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 4 Sep 2020 19:03:02 +0000 (20:03 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 4 Sep 2020 19:03:02 +0000 (20:03 +0100)
commitd006bf31cce8c550ea7dc2d638ee49b8c8436a8d
treeabb7659a78705e37165a0247a5eacd735f42022ctree
parent39f8d6aa73fd74610eeb354f76532fa2413ba2a4commit | diff
adding XICS wb slave devices to litex sim
also linking external interrupt line
src/soc/litex/florent/libresoc/core.py diff | blob | history