projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c0c7d8e) | patch
rename regports for bitvectors so that
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 16 Nov 2021 13:36:26 +0000 (13:36 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 16 Nov 2021 13:36:26 +0000 (13:36 +0000)
commitd2fe553b8e8365c22fdf239f00e3f6bda20e152c
tree6b3061414a7e4f02ce8c889cab44291957042357tree
parentc0c7d8e8d544039123148f137d6e3c3eddc6c392commit | diff
rename regports for bitvectors so that
* read regfile can SET the bitvector
* write regfile can CLEAR the bitvector
src/soc/regfile/regfiles.py diff | blob | history
src/soc/simple/core.py diff | blob | history