projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ed89e8a) | patch
add mmu.py microwatt mmu.bin test4 page table
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 27 Dec 2021 18:51:28 +0000 (18:51 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Mon, 27 Dec 2021 18:52:10 +0000 (18:52 +0000)
commite8dd5d5a71411dc97c91243a0dedf7cdd8648064
treeb399138f28f9d49fc2cf282fc1e22ab74091bfb7tree
parented89e8aee0b71c3bd0aee3de57bf78c7d6a8a0e8commit | diff
add mmu.py microwatt mmu.bin test4 page table
and add some debug / clarity for signal names in mmu.py
looking for addrsh bug
src/soc/experiment/mmu.py diff | blob | history
src/soc/experiment/test/pagetables.py diff | blob | history