projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a645950) | patch
move DEC and TB from StateRegs to FastRegs for several reasons
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 6 Sep 2020 11:50:47 +0000 (12:50 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 6 Sep 2020 11:50:47 +0000 (12:50 +0100)
commitee491651861ed89c44ced180189656b8a80fbee0
treedda3d889eabb8a62868f0044767849ec79fca2fftree
parenta645950fa2d3c64b63b187485034dbafd115a16dcommit | diff
move DEC and TB from StateRegs to FastRegs for several reasons
first: SPR pipeline already has fast1 read/write
second: a new DecodeStateIn/Out object would be needed
        instead just add FastRegs.DEC/TB to DecodeA/Out
third: there is probably a third somewhere
src/soc/decoder/power_decoder2.py diff | blob | history
src/soc/decoder/power_regspec_map.py diff | blob | history
src/soc/fu/spr/main_stage.py diff | blob | history
src/soc/fu/spr/pipe_data.py diff | blob | history
src/soc/regfile/regfiles.py diff | blob | history