projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 4adfb91)
dump regfile nicely
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 4 Apr 2020 21:02:01 +0000 (22:02 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 4 Apr 2020 21:02:01 +0000 (22:02 +0100)
src/soc/decoder/isa/test_caller.py patch | blob | history

diff --git a/src/soc/decoder/isa/test_caller.py b/src/soc/decoder/isa/test_caller.py
index fb227396bfeb8da0b771ca4708293032ae3ac16f..b1a90de3effcff430193ddfe749c445ef8b99163 100644 (file)
--- a/src/soc/decoder/isa/test_caller.py
+++ b/src/soc/decoder/isa/test_caller.py
@@ -85,7 +85,7 @@ class DecoderTestCase(FHDLTestCase):
 
     def run_test_program(self, prog, initial_regs):
         simulator = self.run_tst(prog, initial_regs)
-        print(simulator.gpr)
+        simulator.gpr.dump()
         return simulator
 
 if __name__ == "__main__":